|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12718290
|
Filing Dt:
|
03/05/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
NON-VOLATILE MULTILEVEL MEMORY CELL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12718310
|
Filing Dt:
|
03/05/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
TECHNIQUES FOR READING FROM AND/OR WRITING TO A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12719562
|
Filing Dt:
|
03/08/2010
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
ANTIBLOOMING IMAGING APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12719597
|
Filing Dt:
|
03/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
ANTIBLOOMING IMAGING APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12719795
|
Filing Dt:
|
03/08/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
SYSTEM AND METHOD FOR MANAGING SELF-REFRESH IN A MULTI-RANK MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12720136
|
Filing Dt:
|
03/09/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12720239
|
Filing Dt:
|
03/09/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
SENSING OPERATIONS IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12720294
|
Filing Dt:
|
03/09/2010
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
PRE-DRIVER LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
12720305
|
Filing Dt:
|
03/09/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
METHODS OF FORMING MATERIAL OVER A SUBSTRATE AND METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12720322
|
Filing Dt:
|
03/09/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
METHODS OF FORMING AN ARRAY OF MEMORY CELLS, METHODS OF FORMING A PLURALITY OF FIELD EFFECT TRANSISTORS, METHODS OF FORMING SOURCE/DRAIN REGIONS AND ISOLATION TRENCHES, AND METHODS OF FORMING A SERIES OF SPACED TRENCHES INTO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12720440
|
Filing Dt:
|
03/09/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES GROWN ON SEMI-POLAR FACETS AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12720562
|
Filing Dt:
|
03/09/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
METHODS OF TITANIUM DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12720716
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
LOW RESISTANCE METAL SILICIDE LOCAL INTERCONNECTS AND A METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12721016
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
LIGHT EMITTING DIODE WAFER-LEVEL PACKAGE WITH SELF-ALIGNING FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
12721042
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
COMMUNICATION INTERFACE WITH CONFIGURABLE ENCODING BASED ON CHANNEL TERMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12721165
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
NON-VOLATILE MEMORY CELL HEALING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12721290
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR MITIGATING REVERSE BIAS LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12721346
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
MEMORY DEVICES, TESTING SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
12721373
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
Method of Forming a DRAM Array of Devices with Vertically Integrated Recessed Access Device and Digitline
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12721398
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
12721404
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
MEMORY HAVING BURIED DIGIT LINES AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12721693
|
Filing Dt:
|
03/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
MEMORY DEVICE WITH A DECREASING DYNAMIC PASS VOLTAGE FOR REDUCING READ-DISTURB EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
12723176
|
Filing Dt:
|
03/12/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
SUB-10 NM LINE FEATURES VIA RAPID GRAPHOEPITAXIAL SELF-ASSEMBLY OF AMPHIPHILIC MONOLAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12724196
|
Filing Dt:
|
03/15/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUCED SUB-THRESHOLD LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12724219
|
Filing Dt:
|
03/15/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
MEMORY DEVICE AND METHOD HAVING CHARGE LEVEL ASSIGNMENTS SELECTED TO MINIMIZE SIGNAL COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12724491
|
Filing Dt:
|
03/16/2010
|
Title:
|
FORMING ARRAY CONTACTS IN SEMICONDUCTOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12724589
|
Filing Dt:
|
03/16/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
METHODS OF FORMING FIELD EFFECT TRANSISTORS, METHODS OF FORMING FIELD EFFECT TRANSISTOR GATES, METHODS OF FORMING INTEGRATED CIRCUITRY COMPRISING A TRANSISTOR GATE ARRAY AND CIRCUITRY PERIPHERAL TO THE GATE ARRAY, AND METHODS OF FORMING INTEGRATED CIRCUITRY COMPRIS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12724790
|
Filing Dt:
|
03/16/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
PROGRAMMING AND/OR ERASING A MEMORY DEVICE IN RESPONSE TO ITS PROGRAM AND/OR ERASE HISTORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12724833
|
Filing Dt:
|
03/16/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
VERTICAL TRANSISTOR, MEMORY CELL, DEVICE, SYSTEM AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12725057
|
Filing Dt:
|
03/16/2010
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
TECHNIQUES FOR CONTROLLING A DIRECT INJECTION SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12725066
|
Filing Dt:
|
03/16/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
RESISTANCE VARIABLE MEMORY DEVICE WITH SPUTTERED METAL-CHALCOGENIDE REGION AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12725753
|
Filing Dt:
|
03/17/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
DIELECTRIC LAYERS AND MEMORY CELLS INCLUDING METAL-DOPED ALUMINA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12725797
|
Filing Dt:
|
03/17/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
INTEGRATED CIRCUITRY AND METHODS OF FORMING A SEMICONDUCTOR-ON-INSULATOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
12726130
|
Filing Dt:
|
03/17/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
METHODS FOR MAKING MICROELECTRONIC DIE SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12726167
|
Filing Dt:
|
03/17/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
VOLTAGE PROTECTION CIRCUIT FOR THIN OXIDE TRANSISTORS, AND MEMORY DEVICE AND PROCESSOR-BASED SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12726243
|
Filing Dt:
|
03/17/2010
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
METHODS OF ETCHING TRENCHES INTO SILICON OF A SEMICONDUCTOR SUBSTRATE, METHODS OF FORMING TRENCH ISOLATION IN SILICON OF A SEMICONDUCTOR SUBSTRATE, AND METHODS OF FORMING A PLURALITY OF DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12726525
|
Filing Dt:
|
03/18/2010
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
NON-VOLATILE MULTILEVEL MEMORY CELL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12726925
|
Filing Dt:
|
03/18/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
MICROLITHOGRAPHY MASKS INCLUDING IMAGE REVERSAL ASSIST FEATURES, MICROLITHOGRAPHY SYSTEMS INCLUDING SUCH MASKS, AND METHODS OF FORMING SUCH MASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12727036
|
Filing Dt:
|
03/18/2010
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
Title:
|
PUMPS FOR CMOS IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12727943
|
Filing Dt:
|
03/19/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
LIGHT EMITTING DIODES WITH ENHANCED THERMAL SINKING AND ASSOCIATED METHODS OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12728697
|
Filing Dt:
|
03/22/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
FORTIFICATION OF CHARGE-STORING MATERIAL IN HIGH-K DIELECTRIC ENVIRONMENTS AND RESULTING APPARATUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12729820
|
Filing Dt:
|
03/23/2010
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
DEVICE AND METHOD FOR USING DYNAMIC CELL PLATE SENSING IN A DRAM MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12730611
|
Filing Dt:
|
03/24/2010
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
ACCESS TRANSISTOR FOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12730951
|
Filing Dt:
|
03/24/2010
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
STRUCTURES CONTAINING TITANIUM SILICON OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12730994
|
Filing Dt:
|
03/24/2010
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
SIGNAL TRANSFER APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12731049
|
Filing Dt:
|
03/24/2010
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
METHOD FOR REMOVING METAL LAYERS FORMED OUTSIDE AN APERTURE OF A BPSG LAYER UTILIZING MULTIPLE ETCHING PROCESSES INCLUDING AN ELECTROCHEMICAL-MECHANICAL POLISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12731923
|
Filing Dt:
|
03/25/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES WITH CELLULAR ARRAYS AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12732046
|
Filing Dt:
|
03/25/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
MULTI-LENS SOLID STATE LIGHTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
12732968
|
Filing Dt:
|
03/26/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
CURRENT MODE SENSE AMPLIFIER WITH PASSIVE LOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12748741
|
Filing Dt:
|
03/29/2010
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
CURRENT SENSING FOR FLASH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12749281
|
Filing Dt:
|
03/29/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
VOLTAGE REGULATORS, AMPLIFIERS, MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12749923
|
Filing Dt:
|
03/30/2010
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
Method Of Forming A Plurality Of Spaced Features
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12750426
|
Filing Dt:
|
03/30/2010
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
LIGHT EMITTING DIODE THERMALLY ENHANCED CAVITY PACKAGE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
12750448
|
Filing Dt:
|
03/30/2010
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
APPARATUSES ENABLING CONCURRENT COMMUNICATION BETWEEN AN INTERFACE DIE AND A PLURALITY OF DICE STACKS, INTERLEAVED CONDUCTIVE PATHS IN STACKED DEVICES, AND METHODS FOR FORMING AND OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
12751245
|
Filing Dt:
|
03/31/2010
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12751283
|
Filing Dt:
|
03/31/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION SYSTEMS AND METHODS INCLUDING METAL BETA-DIKETIMINATE COMPOUNDS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12751575
|
Filing Dt:
|
03/31/2010
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
MEMORY CELL SENSING DEVICE EQUIPPED WITH A RAMP VOLTAGE GENERATOR USING A DIGITAL-TO-ANALOG CONVERTER (DAC) AND COUNTERS, AND SENSING METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12751630
|
Filing Dt:
|
03/31/2010
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
LIFETIME MARKERS FOR MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12751695
|
Filing Dt:
|
03/31/2010
|
Title:
|
SUPPLY VOLTAGE OR GROUND CONNECTIONS INCLUDING BOND PAD INTERCONNECTS FOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12751786
|
Filing Dt:
|
03/31/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
METHODS OF FORMING ELECTRICAL CONTACTS TO STRUCTURES THAT ARE AT DIFFERENT HEIGHTS OVER A SUBSTRATE RELATIVE TO ONE ANOTHER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12752286
|
Filing Dt:
|
04/01/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
BACK GATED SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12754919
|
Filing Dt:
|
04/06/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
MEMORY VOLTAGE CYCLE ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12755060
|
Filing Dt:
|
04/06/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
DUAL CONVERSION GAIN GATE AND CAPACITOR AND HDR COMBINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12755165
|
Filing Dt:
|
04/06/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
GENERATION AND MANIPULATION OF REALISTIC SIGNALS FOR CIRCUIT AND SYSTEM VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
12755664
|
Filing Dt:
|
04/07/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
TIMING SYNCHRONIZATION CIRCUIT WITH LOOP COUNTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12755672
|
Filing Dt:
|
04/07/2010
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
METHODS OF FORMING PATTERNS, AND METHODS OF FORMING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12755940
|
Filing Dt:
|
04/07/2010
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES INCLUDING GATE STRUCTURES COMPRISING COLOSSAL MAGNETOCAPACITIVE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
12756366
|
Filing Dt:
|
04/08/2010
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
SELECT GATE PROGRAMMING IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12756584
|
Filing Dt:
|
04/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
REDUCING EFFECTS OF PROGRAM DISTURB IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12757327
|
Filing Dt:
|
04/09/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
TOPOGRAPHY BASED PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12757522
|
Filing Dt:
|
04/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
INVERTED VARIABLE RESISTANCE MEMORY CELL AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12757597
|
Filing Dt:
|
04/09/2010
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
CLOCK SIGNAL GENERATORS HAVING A REDUCED POWER FEEDBACK CLOCK PATH AND METHODS FOR GENERATING CLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12757617
|
Filing Dt:
|
04/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
EPITAXIAL SEMICONDUCTOR LAYER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12757727
|
Filing Dt:
|
04/09/2010
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
MULTI-LEVEL CHARGE STORAGE TRANSISTORS AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12757869
|
Filing Dt:
|
04/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
THICKENED SIDEWALL DIELECTRIC FOR MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12757898
|
Filing Dt:
|
04/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
PROCESS FOR INCREASING FEATURE DENSITY DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12758488
|
Filing Dt:
|
04/12/2010
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
TRENCH ISOLATION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12758595
|
Filing Dt:
|
04/12/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR MANAGING BEHAVIOR OF MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12758598
|
Filing Dt:
|
04/12/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR ADDRESS FIFO FOR HIGH BANDWIDTH COMMAND/ADDRESS BUSSES IN DIGITAL STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12759162
|
Filing Dt:
|
04/13/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
METHODS OF ISOLATING ARRAY FEATURES DURING PITCH DOUBLING PROCESSES AND SEMICONDUCTOR DEVICE STRUCTURES HAVING ISOLATED ARRAY FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12760180
|
Filing Dt:
|
04/14/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CONDITIONING POLISHING PADS USED IN POLISHING MICRO-DEVICE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12760860
|
Filing Dt:
|
04/15/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
ZWITTERIONIC BLOCK COPOLYMERS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12760922
|
Filing Dt:
|
04/15/2010
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
SIGNALING SYSTEMS, PREAMPLIFIERS, MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12761151
|
Filing Dt:
|
04/15/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
PREVENTION OF PHOTORESIST SCUMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12762049
|
Filing Dt:
|
04/16/2010
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
BOOT PARTITIONS IN MEMORY DEVICES AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
12762438
|
Filing Dt:
|
04/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR PACKAGES WITH DISCRETE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12762640
|
Filing Dt:
|
04/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
VERIFYING AN ERASE THRESHOLD IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12762692
|
Filing Dt:
|
04/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
REDUCED POWER CONSUMPTION PHASE CHANGE MEMORY AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12762712
|
Filing Dt:
|
04/19/2010
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
NANODOT CHARGE STORAGE STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12762766
|
Filing Dt:
|
04/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
METHOD OF FORMING AN ANTIFUSE AND A CONDUCTIVE INTERCONNECT, AND METHODS OF FORMING DRAM CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12762780
|
Filing Dt:
|
04/19/2010
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
METHODS OF FORMING COPPER-COMPRISING CONDUCTIVE LINES IN THE FABRICATION OF INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12763257
|
Filing Dt:
|
04/20/2010
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
PROGRAMMING METHODS FOR A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12763375
|
Filing Dt:
|
04/20/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
NANOPARTICLE POSITIONING TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
12763430
|
Filing Dt:
|
04/20/2010
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
METHODS OF FORMING FAST ION CONDUCTORS AND MEMORY DEVICES COMPRISING DIFFUSED METAL IONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12763574
|
Filing Dt:
|
04/20/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
REDUCING EFFECTS OF PROGRAM DISTURB IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12763613
|
Filing Dt:
|
04/20/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
ADJUSTING FOR CHARGE LOSS IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12763741
|
Filing Dt:
|
04/20/2010
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING DATA INPUT/OUTPUT UNIT CONNECTED TO BUS LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12763941
|
Filing Dt:
|
04/20/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR OUTPUT DATA SYNCHRONIZATION WITH SYSTEM CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12764054
|
Filing Dt:
|
04/20/2010
|
Title:
|
MULTI-LAYER FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12764060
|
Filing Dt:
|
04/20/2010
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
FLASH MEMORY HAVING MULTI-LEVEL ARCHITECTURE
|
|