|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
13007361
|
Filing Dt:
|
01/14/2011
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
WORD LINE DRIVERS IN NON-VOLATILE MEMORY DEVICE AND METHOD HAVING A SHARED POWER BANK AND PROCESSOR-BASED SYSTEMS USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
13007743
|
Filing Dt:
|
01/17/2011
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
SEMICONDUCTOR COMPONENT HAVING THROUGH WIRE INTERCONNECT WITH COMPRESSED BUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13007923
|
Filing Dt:
|
01/17/2011
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
MEMORY DEVICE WITH ERROR DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
13007971
|
Filing Dt:
|
01/17/2011
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
NON-VOLATILE MULTILEVEL MEMORY CELLS WITH DATA READ OF REFERENCE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13008726
|
Filing Dt:
|
01/18/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
ZRXHFYSN1-X-YO2 FILMS AS HIGH K GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13009540
|
Filing Dt:
|
01/19/2011
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
SENSE OPERATION IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13009559
|
Filing Dt:
|
01/19/2011
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
BUS WIDTH NEGOTIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13010048
|
Filing Dt:
|
01/20/2011
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
ARRAYS OF NONVOLATILE MEMORY CELLS AND METHODS OF FORMING ARRAYS OF NONVOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13010156
|
Filing Dt:
|
01/20/2011
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13010589
|
Filing Dt:
|
01/20/2011
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
OUTPUTTING A PARTICULAR DATA QUANTIZATION FROM MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13011223
|
Filing Dt:
|
01/21/2011
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
MEMORY DEVICES HAVING SOURCE LINES DIRECTLY COUPLED TO BODY REGIONS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
13011377
|
Filing Dt:
|
01/21/2011
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
READ METHOD FOR MLC
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
13011642
|
Filing Dt:
|
01/21/2011
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
PREPARATION OF MEMORY DEVICE FOR ACCESS USING MEMORY ACCESS TYPE INDICATOR SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13012020
|
Filing Dt:
|
01/24/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
STORING OPERATIONAL INFORMATION IN AN ARRAY OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
13012253
|
Filing Dt:
|
01/24/2011
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONTROLLING USER ACCESS TO AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
13012438
|
Filing Dt:
|
01/24/2011
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
METHODS FOR FORMING SEMICONDUCTOR DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13012578
|
Filing Dt:
|
01/24/2011
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
INTERCONNECT LINE SELECTIVELY ISOLATED FROM AN UNDERLYING CONTACT PLUG
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13012599
|
Filing Dt:
|
01/24/2011
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
PROGRAMMABLE CAPACITOR ASSOCIATED WITH AN INPUT/OUTPUT PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
13012675
|
Filing Dt:
|
01/24/2011
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
METHODS OF FORMING RECESSED ACCESS DEVICES ASSOCIATED WITH SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
13013633
|
Filing Dt:
|
01/25/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
REDUNDANT MEMORY ARRAY FOR REPLACING MEMORY SECTIONS OF MAIN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13015396
|
Filing Dt:
|
01/27/2011
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
TRANSACTIONAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13015457
|
Filing Dt:
|
01/27/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
CONTROLLING A MEMORY DEVICE RESPONSIVE TO DEGRADATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13016183
|
Filing Dt:
|
01/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES WITH REDUCED DIMENSIONS AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13016657
|
Filing Dt:
|
01/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
CIRCUITS AND METHODS FOR PROVIDING REFRESH ADDRESSES AND ALTERNATE REFRESH ADDRESSES TO BE REFRESHED
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
13017168
|
Filing Dt:
|
01/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
REPLACING DEFECTIVE COLUMNS OF MEMORY CELLS IN RESPONSE TO EXTERNAL ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13017186
|
Filing Dt:
|
01/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
DIELECTRIC LAYERS AND MEMORY CELLS INCLUDING METAL-DOPED ALUMINA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
13017508
|
Filing Dt:
|
01/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
METHODS OF FORMING FIELD EFFECT TRANSISTORS, METHODS OF FORMING FIELD EFFECT TRANSISTOR GATES, METHODS OF FORMING INTEGRATED CIRCUITRY COMPRISING A TRANSISTOR GATE ARRAY AND CIRCUITRY PERIPHERAL TO THE GATE ARRAY, AND METHODS OF FORMING INTEGRATED CIRCUITRY COMPRIS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
13017854
|
Filing Dt:
|
01/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
PROCESSES AND APPARATUS HAVING A SEMICONDUCTOR FIN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13017960
|
Filing Dt:
|
01/31/2011
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
VOLTAGE GENERATORS HAVING REDUCED OR ELIMINATED CROSS CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13018026
|
Filing Dt:
|
01/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
RELAXED METAL PITCH MEMORY ARCHITECTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13018702
|
Filing Dt:
|
02/01/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
CIRCUITS, SYSTEMS, AND METHODS FOR REDUCING SIMULTANEOUS SWITCHING OUTPUT NOISE, POWER NOISE, OR COMBINATIONS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13019969
|
Filing Dt:
|
02/02/2011
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
CONTROL ARRANGEMENTS AND METHODS FOR ACCESSING BLOCK ORIENTED NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13020337
|
Filing Dt:
|
02/03/2011
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
MEMORY DEVICES WITH A CONNECTING REGION HAVING A BAND GAP LOWER THAN A BAND GAP OF A BODY REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13020517
|
Filing Dt:
|
02/03/2011
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
PROTECTING GROUPS OF MEMORY CELLS IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
13020656
|
Filing Dt:
|
02/03/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
METHODS FOR FORMING INTERCONNECTS IN MICROELECTRONIC WORKPIECES AND MICROELECTRONIC WORKPIECES FORMED USING SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13021895
|
Filing Dt:
|
02/07/2011
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
METHODS OF FORMING RUTILE TITANIUM DIOXIDE AND ASSOCIATED METHODS OF FORMING SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13021910
|
Filing Dt:
|
02/07/2011
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
CAPACITORS INCLUDING A RUTILE TITANIUM DIOXIDE MATERIAL AND SEMICONDUCTOR DEVICES INCORPORATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
13021933
|
Filing Dt:
|
02/07/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
READ STROBE FEEDBACK IN A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
13023175
|
Filing Dt:
|
02/08/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
REDUCING EFFECTS OF PROGRAM DISTURB IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
13023271
|
Filing Dt:
|
02/08/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
SYSTEM AND METHOD FOR INITIALIZING A MEMORY SYSTEM, AND MEMORY DEVICE AND PROCESSOR-BASED SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
13023609
|
Filing Dt:
|
02/09/2011
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
FLASH MEMORY DEVICE HAVING A GRADED COMPOSITION, HIGH DIELECTRIC CONSTANT GATE INSULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13024166
|
Filing Dt:
|
02/09/2011
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
MASK MATERIAL CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13024806
|
Filing Dt:
|
02/10/2011
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
EXTERNAL GETTERING METHOD AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
13024903
|
Filing Dt:
|
02/10/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
MEMORY CELLS CONTAINING CHARGE-TRAPPING ZONES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13025012
|
Filing Dt:
|
02/10/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
APPARATUS AND METHOD FOR TRIMMING STATIC DELAY OF A SYNCHRONIZING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13025047
|
Filing Dt:
|
02/10/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
MEMORY DEVICE WITH RECESSED CONSTRUCTION BETWEEN MEMORY CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13025073
|
Filing Dt:
|
02/10/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
MEMORY CONSTRUCTIONS COMPRISING MAGNETIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13025279
|
Filing Dt:
|
02/11/2011
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
ANALOG SENSING OF MEMORY CELLS IN A SOLID-STATE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
13025435
|
Filing Dt:
|
02/11/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
ZWITTERIONIC BLOCK COPOLYMERS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13025587
|
Filing Dt:
|
02/11/2011
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
INTERFACES HAVING A PLURALITY OF CONNECTOR ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13025591
|
Filing Dt:
|
02/11/2011
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
MEMORY CELLS, MEMORY ARRAYS, METHODS OF FORMING MEMORY CELLS, AND METHODS OF FORMING A SHARED DOPED SEMICONDUCTOR REGION OF A VERTICALLY ORIENTED THYRISTOR AND A VERTICALLY ORIENTED ACCESS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
13025777
|
Filing Dt:
|
02/11/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
CLOCK DISTRIBUTION NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
13026030
|
Filing Dt:
|
02/11/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
MEMORY SYSTEM AND METHOD USING PARTIAL ECC TO ACHIEVE LOW POWER REFRESH AND FAST ACCESS TO DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
13026052
|
Filing Dt:
|
02/11/2011
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
MEMORY STRUCTURE HAVING VOLATILE AND NON-VOLATILE MEMORY PORTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
13026507
|
Filing Dt:
|
02/14/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH VERTICAL TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13026809
|
Filing Dt:
|
02/14/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR HIGH RESOLUTION ZQ CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
13026833
|
Filing Dt:
|
02/14/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
MEMORY SYSTEM AND METHOD USING ECC WITH FLAG BIT TO IDENTIFY MODIFIED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
13027154
|
Filing Dt:
|
02/14/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
SURROUND GATE ACCESS TRANSISTORS WITH GROWN ULTRA-THIN BODIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
13027573
|
Filing Dt:
|
02/15/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
SCALABLE MULTI-FUNCTION AND MULTI-LEVEL NANO-CRYSTAL NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13028064
|
Filing Dt:
|
02/15/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
Devices with Cavity-Defined Gates and Methods of Making the Same
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
13029017
|
Filing Dt:
|
02/16/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
DIGIT LINE COMPARISON CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
13029038
|
Filing Dt:
|
02/16/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUCED SUB-THRESHOLD LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13029042
|
Filing Dt:
|
02/16/2011
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
METHODS OF FORMING ELECTRICAL CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13029613
|
Filing Dt:
|
02/17/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
ANTI-ECLIPSE CIRCUITRY WITH TRACKING OF FLOATING DIFFUSION RESET LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
13029673
|
Filing Dt:
|
02/17/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
SELF-ALIGNED, PLANAR PHASE CHANGE MEMORY ELEMENTS AND DEVICES, SYSTEMS EMPLOYING THE SAME AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
13029950
|
Filing Dt:
|
02/17/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13029965
|
Filing Dt:
|
02/17/2011
|
Title:
|
REDUCED CROSSTALK SENSOR AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
13029986
|
Filing Dt:
|
02/17/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
PHASE MIXER WITH ADJUSTABLE LOAD-TO-DRIVE RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
13030701
|
Filing Dt:
|
02/18/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
SENSING FOR MEMORY READ AND PROGRAM VERIFY OPERATIONS IN A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13031584
|
Filing Dt:
|
02/21/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
METHODS OF FORMING OXIDES, METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS, AND METHODS OF FORMING ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13031829
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
METHODS OF FORMING A VERTICAL TRANSISTOR AND AT LEAST A CONDUCTIVE LINE ELECTRICALLY COUPLED THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
13032492
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
METHOD OF FORMING CAPACITORS, AND METHODS OF UTILIZING SILICON DIOXIDE-CONTAINING MASKING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13033268
|
Filing Dt:
|
02/23/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13034031
|
Filing Dt:
|
02/24/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13034080
|
Filing Dt:
|
02/24/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
VOLTAGE GENERATION AND ADJUSTMENT IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13035193
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
RESISTIVE MEMORY SENSING METHODS AND DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13035700
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
SEMICONDUCTOR CHARGE STORAGE APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13035784
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR IMPROVED READ OPERATION IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
13035805
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
APPARATUS AND METHODS FOR TEMPERATURE CALIBRATION AND SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13036409
|
Filing Dt:
|
02/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
LEAKAGE MEASUREMENT SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
13036725
|
Filing Dt:
|
02/28/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
METHODS OF FORMING VERTICAL FIELD EFFECT TRANSISTORS, VERTICAL FIELD EFFECT TRANSISTORS, AND DRAM CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13037298
|
Filing Dt:
|
02/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
ERROR CONTROL IN MEMORY STORAGE SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13037642
|
Filing Dt:
|
03/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
GATED BIPOLAR JUNCTION TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13037662
|
Filing Dt:
|
03/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
TECHNIQUES FOR SENSING A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13037706
|
Filing Dt:
|
03/01/2011
|
Publication #:
|
|
Pub Dt:
|
12/15/2011
| | | | |
Title:
|
PROGRAMMABLE DEVICE, HIERARCHICAL PARALLEL MACHINES, AND METHODS FOR PROVIDING STATE INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13037785
|
Filing Dt:
|
03/01/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
MICROFEATURE WORKPIECES HAVING INTERCONNECTS AND CONDUCTIVE BACKPLANES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
13038443
|
Filing Dt:
|
03/02/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
RECESSED CHANNEL NEGATIVE DIFFERENTIAL RESISTANCE-BASED MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13038605
|
Filing Dt:
|
03/02/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
INSULATIVE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
13039163
|
Filing Dt:
|
03/02/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
OUTPUT SLEW RATE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13039169
|
Filing Dt:
|
03/02/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
BIAS SENSING IN DRAM SENSE AMPLIFIERS THROUGH VOLTAGE-COUPLING/DECOUPLING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
13039600
|
Filing Dt:
|
03/03/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
METHODS OF FORMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13039778
|
Filing Dt:
|
03/03/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
METHODS FOR PROGRAMMING A MEMORY DEVICE AND MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
13039802
|
Filing Dt:
|
03/03/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE HAVING ASSIGNABLE NETWORK IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
13039998
|
Filing Dt:
|
03/03/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
CIRCUITRY AND METHODS FOR IMPROVING DIFFERENTIAL SIGNALS THAT CROSS POWER DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13040200
|
Filing Dt:
|
03/03/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
READING MEMORY CELL HISTORY DURING PROGRAM OPERATION FOR ADAPTIVE PROGRAMMING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13040523
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
METAL/OXIDE ONE TIME PROGAMMABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
13040648
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING NOISE REDUCTION WHILE PRESERVING EDGES FOR IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
13040855
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
METHOD OF ERASING MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13041118
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
HIGH SPEED, WIDE FREQUENCY-RANGE, DIGITAL PHASE MIXER AND METHODS OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13041288
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
APPARATUS, ELECTRONIC DEVICES AND METHODS ASSOCIATED WITH AN OPERATIVE TRANSITION FROM A FIRST INTERFACE TO A SECOND INTERFACE
|
|