|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11324425
|
Filing Dt:
|
01/03/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
ELECTRICAL SENSOR FOR REAL-TIME FEEDBACK CONTROL OF PLASMA NITRIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11324510
|
Filing Dt:
|
01/03/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD OF FORMING DEVICE HAVING A RAISED EXTENSION REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11326524
|
Filing Dt:
|
01/04/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
THIN-FILM CAPACITOR WITH A FIELD MODIFICATION LAYER AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11328594
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A FIN-TYPE TRANSISTOR STRUCTURE AND A PROCESS FOR FORMING THE ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11328668
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
PROCESS FOR FORMING AN ELECTRONIC DEVICE INCLUDING A FIN-TYPE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11328693
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
DUAL PLASMA TREATMENT BARRIER FILM TO REDUCE LOW-K DAMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11328779
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT USING FINFETS AND HAVING A STATIC RANDOM ACCESS MEMORY (SRAM)
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11331763
|
Filing Dt:
|
01/13/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
ALD GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11336368
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHOD OF PACKAGING A SEMICONDUCTOR DIE AND PACKAGE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11337355
|
Filing Dt:
|
01/23/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A STATIC-RANDOM-ACCESS MEMORY CELL AND A PROCESS OF FORMING THE ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11337775
|
Filing Dt:
|
01/23/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
ELECTRONIC DEVICE AND METHOD FOR OPERATING A MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
11337783
|
Filing Dt:
|
01/23/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
MEMORY AND METHOD FOR SENSING DATA IN A MEMORY USING COMPLEMENTARY SENSING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11338252
|
Filing Dt:
|
01/24/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONTROL LOGIC CODE REORDERING BASED ON STOCHASTIC EXECUTION TIME INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11339101
|
Filing Dt:
|
01/25/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHOD FOR PRODUCING TWO GATES CONTROLLING THE SAME CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11339132
|
Filing Dt:
|
01/25/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
SEMICONDUCTOR INTERCONNECT HAVING ADJACENT RESERVOIR FOR BONDING AND METHOD FOR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11339953
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
SPACER T-GATE STRUCTURE FOR COSI2 EXTENDIBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11340049
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
EPI T-GATE STRUCTURE FOR COSI2 EXTENDIBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11341302
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD FOR FORMING MULTI-LAYER BUMPS ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11341303
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD OF PACKAGING SEMICONDUCTOR DIE WITHOUT LEAD FRAME OR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11341809
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD FOR MULTIPLE STEP PROGRAMMING A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
11341813
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
MEMORY CELL USING A DIELECTRIC HAVING NON-UNIFORM THICKNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11341973
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
DOUBLE-GATED NON-VOLATILE MEMORY AND METHODS FOR FORMING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11342102
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR ISOLATION TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11342747
|
Filing Dt:
|
01/30/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUCING THE POWER CONSUMPTION OF CLOCK SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11343454
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
DISTRIBUTED RESOURCE ACCESS PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11343623
|
Filing Dt:
|
01/30/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
MOS DEVICE WITH MULTI-LAYER GATE STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11343624
|
Filing Dt:
|
01/30/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
MOS DEVICE WITH NANO-CRYSTAL GATE STRUCTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11343781
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
Detecting reflections in a communication channel
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11344511
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
TEMPERATURE COMPENSATION DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11347461
|
Filing Dt:
|
02/03/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
GROUND SHIELDS FOR SEMICONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11348021
|
Filing Dt:
|
02/06/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
RECESSED POLY EXTENSION T-GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11349874
|
Filing Dt:
|
02/08/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
ADAPTIVE VARIABLE LENGTH PULSE SYNCHRONIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11349875
|
Filing Dt:
|
02/08/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR-ON-INSULATOR (SOI) BODY-CONTACTED DEVICE WITH A PORTION OF DRAIN REGION REMOVED
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
11350305
|
Filing Dt:
|
02/08/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
TRANSISTOR WITH REDUCED GATE-TO-SOURCE CAPACITANCE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11351518
|
Filing Dt:
|
02/10/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
METHOD TO SELECTIVELY FORM REGIONS HAVING DIFFERING PROPERTIES AND STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11354472
|
Filing Dt:
|
02/14/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR A HIGH-FREQUENCY OUTPUT MATCH CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11356229
|
Filing Dt:
|
02/16/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
EMBEDDED SUBSTRATE INTERCONNECT FOR UNDERSIDE CONTACT TO SOURCE AND DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11360285
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
NOISE ISOLATION BETWEEN CIRCUIT BLOCKS IN AN INTEGRATED CIRCUIT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11360336
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
CAP LAYER FOR AN ALUMINUM COPPER BOND PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11360724
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
ELECTRONIC DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11360897
|
Filing Dt:
|
02/22/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD FOR IMPROVING SELF-ALIGNED SILICIDE EXTENDIBILITY WITH SPACER RECESS USING AN AGGREGATED SPACER RECESS ETCH (ASRE) INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11360925
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR INDICATING DIRECTIONALITY IN INTEGRATED CIRCUIT MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11361624
|
Filing Dt:
|
02/24/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR A STEPPED-DRIFT MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11361625
|
Filing Dt:
|
02/24/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
LOW VOLTAGE OUTPUT BUFFER AND METHOD FOR BUFFERING DIGITAL OUTPUT DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11362694
|
Filing Dt:
|
02/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
BIT LINE PRECHARGE IN EMBEDDED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11364104
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH FUNCTIONAL STATE CONFIGURABLE MEMORY AND METHOD OF CONFIGURING FUNCTIONAL STATES OF THE INTEGRATED CIRCUIT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11364128
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD FOR FORMING A DEPOSITED OXIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11364129
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
NON-VOLATILE MEMORY HAVING A MULTIPLE BLOCK ERASE MODE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11364792
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD OF TESTING FOR POWER AND GROUND CONTINUITY OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11364985
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD FOR SEPARATELY OPTIMIZING SPACER WIDTH FOR TWO TRANSISTOR GROUPS USING A RECESS SPACER ETCH (RSE) INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11365059
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD FOR SEPARATELY OPTIMIZING SPACER WIDTH FOR TWO OR MORE TRANSISTOR CLASSES USING A RECESS SPACER INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11366279
|
Filing Dt:
|
03/02/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METAL GATE WITH ZIRCONIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11366286
|
Filing Dt:
|
03/02/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR ADJUSTING AN OPERATING PARAMETER OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11366928
|
Filing Dt:
|
03/01/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR THERMAL ISOLATION IN VERTICALLY-INTEGRATED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11368720
|
Filing Dt:
|
03/06/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
COMPOSITE INTEGRATED DEVICE AND METHODS FOR FORMING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
11368729
|
Filing Dt:
|
03/06/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
ENHANCED TONE DETECTOR INCLUDING ADAPTIVE MULTI-BANDPASS FILTER FOR TONE DETECTION AND ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11369648
|
Filing Dt:
|
03/07/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
ELECTRONIC DEVICE TESTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11369737
|
Filing Dt:
|
03/07/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
ALLOCATING PROCESSING RESOURCES FOR MULTIPLE INSTANCES OF A SOFTWARE COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11370283
|
Filing Dt:
|
03/08/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
CHARGE STORAGE STRUCTURE FORMATION IN TRANSISTOR WITH VERTICAL CHANNEL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11370381
|
Filing Dt:
|
03/06/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
CLOCK GENERATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11370387
|
Filing Dt:
|
03/06/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METHOD FOR FORMING REINFORCED INTERCONNECTS ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11371142
|
Filing Dt:
|
03/08/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
DYNAMIC TIMING ADJUSTMENT IN A CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11372495
|
Filing Dt:
|
03/10/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
11372666
|
Filing Dt:
|
03/10/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
WARP COMPENSATED PACKAGE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11373071
|
Filing Dt:
|
03/10/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
FROZEN MATERIAL DETECTION USING ELECTRIC FIELD SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11373087
|
Filing Dt:
|
03/10/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH A PROTECTED ACTIVE DIE REGION AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11373536
|
Filing Dt:
|
03/10/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH STRESSORS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11374372
|
Filing Dt:
|
03/13/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
PROCESS FOR FORMING AN ELECTRONIC DEVICE INCLUDING SEMICONDUCTOR LAYERS HAVING DIFFERENT STRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11375796
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
SILICON DEPOSITION OVER DUAL SURFACE ORIENTATION SUBSTRATES TO PROMOTE UNIFORM POLISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11375893
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A SEMICONDUCTOR ISLAND OVER AN INSULATING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11375894
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A SEMICONDUCTOR FIN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11376810
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
ELECTRICAL FIELD SENSORS FOR DETECTING FLUID PRESENCE OR LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11380530
|
Filing Dt:
|
04/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING A FIN AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11383113
|
Filing Dt:
|
05/12/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
SELECTIVE UNIAXIAL STRESS RELAXATION BY LAYOUT OPTIMIZATION IN STRAINED SILICON ON INSULATOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11383649
|
Filing Dt:
|
05/16/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT ENCAPSULATION AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11383659
|
Filing Dt:
|
05/16/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR FORMING AN ELECTRICAL CONNECTION TO A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11385108
|
Filing Dt:
|
03/21/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
NON-VOLATILE MEMORY WIH CONTROLLED PROGRAM/ERASE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
11385463
|
Filing Dt:
|
03/21/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
Data processor having dynamic control of instruction prefetch buffer depth and method therefor
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11387466
|
Filing Dt:
|
03/22/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
NON-OVERLAPPING MULTI-STAGE CLOCK GENERATOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11387595
|
Filing Dt:
|
03/23/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
PHASE DETECTOR DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11388396
|
Filing Dt:
|
03/24/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
SLEW RATE CONTROL OF A CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11388921
|
Filing Dt:
|
03/24/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
CIRCUIT AND METHOD FOR LATCH BYPASS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11390176
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
POLISHING PAD, A POLISHING APPARATUS, AND A PROCESS FOR USING THE POLISHING PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11390292
|
Filing Dt:
|
03/27/2006
|
Title:
|
POLISHING PAD, A POLISHING APPARATUS, AND A PROCESS FOR USING THE POLISHING PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11390796
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11392321
|
Filing Dt:
|
03/29/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
ERROR CORRECTION DEVICE AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11392402
|
Filing Dt:
|
03/29/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
MEMORY WITH CLOCKED SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11393563
|
Filing Dt:
|
03/30/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
METHOD OF MAKING A MULTIPLE CRYSTAL ORIENTATION SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11393582
|
Filing Dt:
|
03/29/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR A REDUCED INDUCTANCE WIREBOND ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11397493
|
Filing Dt:
|
04/03/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
COMPOSITE CAPACITOR AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11397747
|
Filing Dt:
|
04/04/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
ELECTRONIC FUSE FOR OVERCURRENT PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11398944
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
LEAD FRAME BASED, OVER-MOLDED SEMICONDUCTOR PACKAGE WITH INTEGRATED THROUGH HOLE TECHNOLOGY (THT) HEAT SPREADER PIN(S) AND ASSOCIATED METHOD OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11400160
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
ELECTRIC FIELD RECIPROCAL DISPLACEMENT SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11400417
|
Filing Dt:
|
04/07/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
PROGRAMMABLE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11400458
|
Filing Dt:
|
04/07/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
ADJUSTABLE NOISE SUPPRESSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
11401592
|
Filing Dt:
|
04/10/2006
|
Title:
|
METHODS AND APPARATUS FOR A MEMS VARACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11402395
|
Filing Dt:
|
04/12/2006
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH DIFFERENT CHANNEL MATERIALS FOR P AND N CHANNEL TRANSISTORS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11403395
|
Filing Dt:
|
04/13/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
TRIMMING CIRCUIT AND ELECTRONIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
11404714
|
Filing Dt:
|
04/13/2006
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
TRANSISTOR AND METHOD WITH DUAL LAYER PASSIVATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11406585
|
Filing Dt:
|
04/19/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
MEMORY CIRCUIT
|
|