|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
13112835
|
Filing Dt:
|
05/20/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
REDUCED LENS HEATING METHODS, APPARATUS, AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
13112863
|
Filing Dt:
|
05/20/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
DISTRIBUTED SEMICONDUCTOR DEVICE METHODS, APPARATUS, AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13112912
|
Filing Dt:
|
05/20/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
METHOD, APPARATUS, AND SYSTEM PROVIDING AN IMAGER WITH PIXELS HAVING EXTENDED DYNAMIC RANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13113281
|
Filing Dt:
|
05/23/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
METHODS OF FORMING ELECTRICAL CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13113468
|
Filing Dt:
|
05/23/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
METHODS FOR FABRICATING CONTACTS OF SEMICONDUCTOR DEVICE STRUCTURES AND METHODS FOR DESIGNING SEMICONDUCTOR DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13113638
|
Filing Dt:
|
05/23/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND METHODS FOR FORMING PATTERNED RADIATION BLOCKING ON A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13113853
|
Filing Dt:
|
05/23/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR MINIMIZING NUMBER OF PROGRAMMING PULSES USED TO PROGRAM ROWS OF NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
13113869
|
Filing Dt:
|
05/23/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
VARIABLE STAGE CHARGE PUMP AND METHOD FOR PROVIDING BOOSTED OUTPUT VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13114640
|
Filing Dt:
|
05/24/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
SENSING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13115786
|
Filing Dt:
|
05/25/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
APPARATUS AND METHODS INCLUDING A BIPOLAR JUNCTION TRANSISTOR COUPLED TO A STRING OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13116366
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
LIGHT EMITTING DEVICES WITH BUILT-IN CHROMATICITY CONVERSION AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
13116401
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
MEMORY CELLS, METHODS OF FORMING DIELECTRIC MATERIALS, AND METHODS OF FORMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13116407
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
SYSTEMS AND METHODS FOR RETRIEVING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13116626
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
FLASH STORAGE PARTIAL PAGE CACHING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13116861
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE CAPABLE OF REDUCING FLOATING GATE-TO-FLOATING GATE COUPLING EFFECT DURING PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13116914
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
DEVICES AND SYSTEMS INCLUDING ENABLING CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13117323
|
Filing Dt:
|
05/27/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
MIXED VALENT OXIDE MEMORY AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
13117364
|
Filing Dt:
|
05/27/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
FABRICATION OF FINNED MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13117372
|
Filing Dt:
|
05/27/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
RESISTANCE VARIABLE MEMORY CELLS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13117408
|
Filing Dt:
|
05/27/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT ARRAYS AND SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
13117677
|
Filing Dt:
|
05/27/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
DIE STACKING WITH AN ANNULAR VIA HAVING A RECESSED SOCKET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13117844
|
Filing Dt:
|
05/27/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
OPTICAL WAVEGUIDE WITH CASCADED MODULATOR CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13117889
|
Filing Dt:
|
05/27/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
MEMORY CELL OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
13118066
|
Filing Dt:
|
05/27/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
CMOS IMAGER WITH INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13118198
|
Filing Dt:
|
05/27/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
ADJUSTING PROGRAM AND ERASE VOLTAGES IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13118638
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
DATA PROTECTION ACROSS MULTIPLE MEMORY BLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13118721
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
DYNAMIC MEMORY CACHE SIZE ADJUSTMENT IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
13118783
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
FORMATION OF CARBON-CONTAINING MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13122909
|
Filing Dt:
|
09/01/2011
|
Publication #:
|
|
Pub Dt:
|
12/15/2011
| | | | |
Title:
|
CONTROLLER TO EXECUTE ERROR CORRECTING CODE ALGORITHMS AND MANAGE NAND MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13132311
|
Filing Dt:
|
09/21/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
AVOIDING DEGRADATION OF CHALCOGENIDE MATERIAL DURING DEFINITION OF MULTILAYER STACK STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13132312
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
INTEGRATION OF RESISTORS AND CAPACITORS IN CHARGE TRAP MEMORY DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13132602
|
Filing Dt:
|
06/02/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
DOUBLE PATTERNING METHOD FOR CREATING A REGULAR ARRAY OF PILLARS WITH DUAL SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13132603
|
Filing Dt:
|
06/02/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
METHOD FOR FABRICATING A PHASE-CHANGE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13142418
|
Filing Dt:
|
10/03/2011
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
TEMPERATURE ALERT AND LOW RATE REFRESH FOR A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13142487
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
WEAR LEVELING FOR ERASABLE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13143061
|
Filing Dt:
|
09/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
MEMORY DEVICE AND METHOD OF FABRICATING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13143072
|
Filing Dt:
|
09/26/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
ENHANCED ADDRESSABILITY FOR SERIAL NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13143075
|
Filing Dt:
|
09/26/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
NON-VOLATILE CONFIGURATION FOR SERIAL NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13149435
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
WRITE COMMAND AND WRITE DATA TIMING CIRCUIT AND METHODS FOR TIMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13149457
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
APPARATUS INCLUDING BUFFER ALLOCATION MANAGEMENT AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13149467
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
APPARATUS AND METHODS FOR PROVIDING DATA INTEGRITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13149488
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
APPARATUS AND METHODS FOR PROVIDING DATA INTEGRITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13149498
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
APPARATUS INCLUDING MEMORY MANAGEMENT CONTROL CIRCUITRY AND RELATED METHODS FOR ALLOCATION OF A WRITE BLOCK CLUSTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
13149518
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
APPARATUS INCLUDING MEMORY SYSTEM CONTROLLERS AND RELATED METHODS FOR MEMORY MANAGEMENT USING BLOCK TABLES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
13150576
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONTROLLING TIMING OF OUTPUT SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13150860
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUCING LOCK TIME IN A PHASE-LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13151456
|
Filing Dt:
|
06/02/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
MEMORY CELL SENSING USING A BOOST VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
13151478
|
Filing Dt:
|
06/02/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
SEMICONDUCTOR FABRICATION METHOD AND SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13151892
|
Filing Dt:
|
06/02/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
APPARATUSES INCLUDING STAIR-STEP STRUCTURES AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13151945
|
Filing Dt:
|
06/02/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
CONDUCTIVE STRUCTURES, SYSTEMS AND DEVICES INCLUDING CONDUCTIVE STRUCTURES AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13151974
|
Filing Dt:
|
06/02/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
APPARATUS AND METHODS FOR ALTERING THE TIMING OF A CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13152414
|
Filing Dt:
|
06/03/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
ALIGNMENT OF INSTRUCTIONS AND REPLIES ACROSS MULTIPLE DEVICES IN A CASCADED SYSTEM, USING BUFFERS OF PROGRAMMABLE DEPTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
13152543
|
Filing Dt:
|
06/03/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
LOGICAL UNIT ADDRESS ASSIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13152572
|
Filing Dt:
|
06/03/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES HAVING SIDE REFLECTIVITY AND ASSOCIATED METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13152637
|
Filing Dt:
|
06/03/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
DATA MODULATION FOR GROUPS OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
13153707
|
Filing Dt:
|
06/06/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR BIASING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13153733
|
Filing Dt:
|
06/06/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
APPARATUS HAVING A STRING OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
13153746
|
Filing Dt:
|
06/06/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
VERIFYING AN ERASE THRESHOLD IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13153834
|
Filing Dt:
|
06/06/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
METHODS OF PROFILING EDGES AND REMOVING EDGE BEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13154132
|
Filing Dt:
|
06/06/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
Methods of Forming Through-Substrate Interconnects
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
13154150
|
Filing Dt:
|
06/06/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
FAULT-TOLERANT NON-VOLATILE INTEGRATED CIRCUIT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13154244
|
Filing Dt:
|
06/06/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
OUTPUT DRIVER ROBUST TO DATA DEPENDENT NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
13154254
|
Filing Dt:
|
06/06/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
MEMORY CELL HAVING NONMAGNETIC FILAMENT CONTACT AND METHODS OF OPERATING AND FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13154259
|
Filing Dt:
|
06/06/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
METHODS OF FORMING MEMORY; AND METHODS OF FORMING VERTICAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13154358
|
Filing Dt:
|
06/06/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
APPARATUSES, SYSTEMS, DEVICES, AND METHODS OF REPLACING AT LEAST PARTIALLY NON-FUNCTIONAL PORTIONS OF MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
13154470
|
Filing Dt:
|
06/07/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROGRAMMING FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
13154499
|
Filing Dt:
|
06/07/2011
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
LANTHANIDE DIELECTRIC WITH CONTROLLED INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13154540
|
Filing Dt:
|
06/07/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13154559
|
Filing Dt:
|
06/07/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
INTERCONNECTING BIT LINES IN MEMORY DEVICES FOR MULTIPLEXING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
13154618
|
Filing Dt:
|
06/07/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
NON-VOLATILE MEMORY CELL DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
13154901
|
Filing Dt:
|
06/07/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
DETERMINING MEMORY PAGE STATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13155029
|
Filing Dt:
|
06/07/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
THRESHOLD VOLTAGE ADJUSTMENT OF A TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
13155203
|
Filing Dt:
|
06/07/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING PACKAGED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13155347
|
Filing Dt:
|
06/07/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
FAST PROGRAMMING MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13156059
|
Filing Dt:
|
06/08/2011
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
LIGHT EMITTING DEVICE COMPRISING A WAVELENGTH CONVERSION LAYER HAVING INDIRECT BANDGAP ENERGY AND MADE OF AN N-TYPE DOPED ALINGAP MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13156207
|
Filing Dt:
|
06/08/2011
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
LONG WAVELENGTH LIGHT EMITTING DEVICE WITH PHOTOLUMINESCENCE EMISSION AND HIGH QUANTUM EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13156265
|
Filing Dt:
|
06/08/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
CIRCUIT AND METHOD FOR INTERCONNECTING STACKED INTEGRATED CIRCUIT DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13156293
|
Filing Dt:
|
06/08/2011
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
SET PULSE FOR PHASE CHANGE MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
13156961
|
Filing Dt:
|
06/09/2011
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
REDUCED VOLTAGE NONVOLATILE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13157158
|
Filing Dt:
|
06/09/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
COVERED VOID WITHIN A SEMICONDUCTOR SUBSTRATE AND METHOD OF FORMING A COVERED VOID WITHIN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13157162
|
Filing Dt:
|
06/09/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
METHODS OF FORMING A PLURALITY OF COVERED VOIDS IN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13157168
|
Filing Dt:
|
06/09/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
METHODS USING BLOCK CO-POLYMER SELF-ASSEMBLY FOR SUB-LITHOGRAPHIC PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13157838
|
Filing Dt:
|
06/10/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
METHODS OF FORMING A STAMP AND A STAMP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13158282
|
Filing Dt:
|
06/10/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
METHODS, CIRCUITS, AND SYSTEMS TO SELECT MEMORY REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13158726
|
Filing Dt:
|
06/13/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
SUB-RESOLUTION ASSIST DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13158826
|
Filing Dt:
|
06/13/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
PROGRAM AND READ TRIM SETTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
13158898
|
Filing Dt:
|
06/13/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING A CROSS-POINT MEMORY ARRAY USING A VARIABLE RESISTANCE MEMORY CELL AND CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13158997
|
Filing Dt:
|
06/13/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
WAFER PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
13159094
|
Filing Dt:
|
06/13/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING OSCILLATION IN SYNCHRONOUS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13159203
|
Filing Dt:
|
06/13/2011
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
ELECTROMAGNETIC SHIELD AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13159245
|
Filing Dt:
|
06/13/2011
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
LITHOGRAPHY WAVE-FRONT CONTROL SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
13160363
|
Filing Dt:
|
06/14/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
SEMICONDUCTOR WITH THROUGH-SUBSTRATE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
13162633
|
Filing Dt:
|
06/17/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
MEMORY VOLTAGE CYCLE ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13163219
|
Filing Dt:
|
06/17/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
ENHANCED PERFORMANCE MEMORY SYSTEMS AND METHODS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13163285
|
Filing Dt:
|
06/17/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
METHOD OF FORMING CELLULAR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
13163356
|
Filing Dt:
|
06/17/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13163515
|
Filing Dt:
|
06/17/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
PHOTORESIST PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
13163890
|
Filing Dt:
|
06/20/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
METHODS OF FORMING PATTERNED PHOTORESIST LAYERS OVER SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13164085
|
Filing Dt:
|
06/20/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
13164813
|
Filing Dt:
|
06/21/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
MULTIPLE SELECT GATES WITH NON-VOLATILE MEMORY CELLS
|
|