|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14503878
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
OBTAINING A GEOGRAPHICAL POSITION OF A MOBILE DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14504122
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
VIRTUAL GATEWAY FOR MACHINE TO MACHINE CAPILLARY NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14504832
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
CODE VERSIONING FOR ENABLING TRANSACTIONAL MEMORY PROMOTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14504997
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
GATE STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14505018
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SUSPENDED RING-SHAPED NANOWIRE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14505087
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SELF-ALIGNED AIRGAP INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2018
|
Application #:
|
14505536
|
Filing Dt:
|
10/03/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH ASYMMETRIC HALO IMPLANTATION AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14505734
|
Filing Dt:
|
10/03/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
PROVIDING ISOLATED ENTROPY ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
14506331
|
Filing Dt:
|
10/03/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
DYNAMIC MULTI-PURPOSE EXTERNAL ACCESS POINTS CONNECTED TO CORE INTERFACES WITHIN A SYSTEM ON CHIP (SOC)
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14507144
|
Filing Dt:
|
10/06/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
DRIFT MITIGATION FOR MULTI-BITS PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14507234
|
Filing Dt:
|
10/06/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
WRITE CACHE DESTAGING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14507242
|
Filing Dt:
|
10/06/2014
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
CMOS DEVICES WITH STRESSED CHANNEL REGIONS, AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14508011
|
Filing Dt:
|
10/07/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
SCALING OF BIPOLAR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14508471
|
Filing Dt:
|
10/07/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
ELECTRONIC FUSE LINE WITH MODIFIED CAP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14508644
|
Filing Dt:
|
10/07/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
METAL-INSULATOR-METAL (MIM) CAPACITOR WITH DEEP TRENCH (DT) STRUCTURE AND METHOD IN A SILICON-ON-INSULATOR (SOI)
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14509242
|
Filing Dt:
|
10/08/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
IMPLEMENTING BROADBAND RESONATOR FOR RESONANT CLOCK DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14509392
|
Filing Dt:
|
10/08/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
SPACER REPLACEMENT FOR REPLACEMENT METAL GATE SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14510309
|
Filing Dt:
|
10/09/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
MAPPING DENSITY AND TEMPERATURE OF A CHIP, IN SITU
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14510381
|
Filing Dt:
|
10/09/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
CLEANING COMPOSITION AND PROCESS FOR CLEANING SEMICONDUCTOR DEVICES AND/OR TOOLING DURING MANUFACTURING THEREOF
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14510426
|
Filing Dt:
|
10/09/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
CHIP CONNECTION STRUCTURE AND METHOD OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14511259
|
Filing Dt:
|
10/10/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14512404
|
Filing Dt:
|
10/11/2014
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
Cooling System Management
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14512554
|
Filing Dt:
|
10/13/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
LEVEL SHIFTING AN I/O SIGNAL INTO MULTIPLE VOLTAGE DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14512626
|
Filing Dt:
|
10/13/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
RECEIVING AN I/O SIGNAL IN MULTIPLE VOLTAGE DOMAINS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14512718
|
Filing Dt:
|
10/13/2014
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
TRENCH PATTERNING WITH BLOCK FIRST SIDEWALL IMAGE TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14513709
|
Filing Dt:
|
10/14/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
PASSIVE DEVICES FOR FINFET INTEGRATED CIRCUIT TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14513725
|
Filing Dt:
|
10/14/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
METHOD AND STRUCTURE FOR TRANSISTORS USING GATE STACK DOPANTS WITH MINIMAL NITROGEN PENETRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14514592
|
Filing Dt:
|
10/15/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
EMPHASIZED SIGNAL POINT ARRANGEMENT OPERATION FOR COMPENSATING DC IMBALANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14514640
|
Filing Dt:
|
10/15/2014
|
Title:
|
DIELECTRIC COVER FOR A THROUGH SILICON VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14514900
|
Filing Dt:
|
10/15/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
MERGED FIN STRUCTURES FOR FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14514919
|
Filing Dt:
|
10/15/2014
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
SYSTEMS AND METHODS FOR SINGLE CELL PRODUCT PATH DELAY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14515597
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
ORGANIC MODULE EMI SHIELDING STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2019
|
Application #:
|
14515681
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
PLANAR CAVITY MEMS AND RELATED STRUCTURES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14515925
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH ENHANCED ELECTROMIGRATION PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14515981
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING TENSILE AND/OR COMPRESSIVE STRESS AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14516000
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING TENSILE AND/OR COMPRESSIVE STRESS AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14516623
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
Self-Aligned Gate Electrode Diffusion Barriers
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14516721
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
FINFET CONTACTING A CONDUCTIVE STRAP STRUCTURE OF A DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2019
|
Application #:
|
14516744
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
WRAP-AROUND FIN FOR CONTACTING A CAPACITOR STRAP OF A DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14516776
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
AUDITING VIDEO ANALYTICS THROUGH ESSENCE GENERATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14516815
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
Creation and Management of Logical Volume Snapshots Under Hierarchical Storage System
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14517131
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
DUAL DAMASCENE STRUCTURE WITH LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14517162
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
WRITING AND READING DATA HAVING MULTIPLE ACCESS PATTERNS ON TAPE MEDIA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14518023
|
Filing Dt:
|
10/20/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
INTEGRATING ACTIVE MATRIX INORGANIC LIGHT EMITTING DIODES FOR DISPLAY DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14518033
|
Filing Dt:
|
10/20/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
Concentrating Thin Film Absorber Device and Method of Manufacture
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14518704
|
Filing Dt:
|
10/20/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
VIA STRUCTURE FOR THREE-DIMENSIONAL CIRCUIT INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14519493
|
Filing Dt:
|
10/21/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING DIFFUSION BARRIER TO REDUCE BACK CHANNEL LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14519596
|
Filing Dt:
|
10/21/2014
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
MULTI-HEIGHT FIN FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14519614
|
Filing Dt:
|
10/21/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING WIRE STRUCTURE AND RELATED METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
14519615
|
Filing Dt:
|
10/21/2014
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
Title:
|
REPLACEMENT GATE STRUCTURE FOR ENHANCING CONDUCTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
14519622
|
Filing Dt:
|
10/21/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
MIDDLE-OF-LINE BORDERLESS CONTACT STRUCTURE AND METHOD OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14519630
|
Filing Dt:
|
10/21/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
COMPENSATED IMPEDANCE CALIBRATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2019
|
Application #:
|
14520115
|
Filing Dt:
|
10/21/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
ELECTRONIC CIRCUIT HAVING SERIAL LATCH SCAN CHAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14520390
|
Filing Dt:
|
10/22/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
MODIFIED VIA BOTTOM FOR BEOL VIA EFUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14520445
|
Filing Dt:
|
10/22/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
METHOD, STRUCTURE AND DESIGN STRUCTURE FOR CUSTOMIZING HISTORY EFFECTS OF SOI CIRCUITS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14520648
|
Filing Dt:
|
10/22/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
SEGMENTED GUARD RING STRUCTURES WITH ELECTRICALLY INSULATED GAP STRUCTURES AND DESIGN STRUCTURES THEREOF
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14520677
|
Filing Dt:
|
10/22/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
FLEXIBLE FILM CARRIER TO INCREASE INTERCONNECT DENSITY OF MODULES AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14521605
|
Filing Dt:
|
10/23/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTOR HAVING MULTI-SIDED BASE CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14521739
|
Filing Dt:
|
10/23/2014
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
PERFORMING SECURE ADDRESS RELOCATION WITHIN A MULTI-PROCESSOR SYSTEM SHARING A SAME PHYSICAL MEMORY CHANNEL TO EXTERNAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14521743
|
Filing Dt:
|
10/23/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
THERMALLY STABLE HIGH-K TETRAGONAL HFO2 LAYER WITHIN HIGH ASPECT RATIO DEEP TRENCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14521795
|
Filing Dt:
|
10/23/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
Method and Computer System for Dynamically Providing Multi-Dimensional Based Password/Challenge Authentication
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14521948
|
Filing Dt:
|
10/23/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
CATALYTIC ETCH WITH MAGNETIC DIRECTION CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14522017
|
Filing Dt:
|
10/23/2014
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
PROGRAMMING AN ELECTRICAL FUSE WITH A SILICON-CONTROLLED RECTIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14522083
|
Filing Dt:
|
10/23/2014
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
STRAIN DETECTION STRUCTURES FOR BONDED WAFERS AND CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14522090
|
Filing Dt:
|
10/23/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SELF-ALIGNED EMITTER-BASE REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14522119
|
Filing Dt:
|
10/23/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
SELF ALIGNED CONTACT WITH IMPROVED ROBUSTNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14522626
|
Filing Dt:
|
10/24/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
VOLTAGE CONTRAST INSPECTION OF DEEP TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14522633
|
Filing Dt:
|
10/24/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
BOTTOM-UP PLATING OF THROUGH-SUBSTRATE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14522649
|
Filing Dt:
|
10/24/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
3D TRANSISTOR CHANNEL MOBILITY ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14522652
|
Filing Dt:
|
10/24/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
HIGH-VOLTAGE METAL-INSULATOR-SEMICONDUCTOR FIELD EFFECT TRANSISTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14522664
|
Filing Dt:
|
10/24/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
STRUCTURES AND METHODS FOR IMPROVING SOLDER BUMP CONNECTIONS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14522809
|
Filing Dt:
|
10/24/2014
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
ELECTROPLATING SYSTEM AND METHOD OF USING ELECTROPLATING SYSTEM FOR CONTROLLING CONCENTRATION OF ORGANIC ADDITIVES IN ELECTROPLATING SOLUTION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14522848
|
Filing Dt:
|
10/24/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
UPDATING TECHNIQUES FOR MEMORY OF A CHASSIS MANAGEMENT MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2017
|
Application #:
|
14523076
|
Filing Dt:
|
10/24/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
14523083
|
Filing Dt:
|
10/24/2014
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES WITH FIELD EFFECT TRANSISTOR(S) HAVING LOW-RESISTANCE SOURCE/DRAIN CONTACT(S)
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14524079
|
Filing Dt:
|
10/27/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
ANISOTROPIC DIELECTRIC MATERIAL GATE SPACER FOR A FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14524246
|
Filing Dt:
|
10/27/2014
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
Title:
|
LOW RESISTANCE AND DEFECT FREE EPITAXIAL SEMICONDUCTOR MATERIAL FOR PROVIDING MERGED FinFETs
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
14524413
|
Filing Dt:
|
10/27/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
METHOD AND APPARATUS FOR SIMULATING A DIGITAL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14524637
|
Filing Dt:
|
10/27/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
SEMICONDUCTOR TEST AND MONITORING STRUCTURE TO DETECT BOUNDARIES OF SAFE EFFECTIVE MODULUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
14525254
|
Filing Dt:
|
10/28/2014
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
ANODIZED METAL ON CARRIER WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14525267
|
Filing Dt:
|
10/28/2014
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
NON-TRANSPARENT MICROELECTRONIC GRADE GLASS AS A SUBSTRATE, TEMPORARY CARRIER OR WAFER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14525320
|
Filing Dt:
|
10/28/2014
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
INTEGRATED CIRCUIT TIMING VARIABILITY REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14525559
|
Filing Dt:
|
10/28/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING DRAM AND SRAM/LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14525682
|
Filing Dt:
|
10/28/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
COMPENSATING FOR WARPAGE OF A FLIP CHIP PACKAGE BY VARYING HEIGHTS OF A REDISTRIBUTION LAYER ON AN INTEGRATED CIRCUIT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
14526580
|
Filing Dt:
|
10/29/2014
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
SILICON CONTROLLED RECTIFIERS (SCR), METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14526767
|
Filing Dt:
|
10/29/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
EPITAXIAL SEMICONDUCTOR RESISTOR WITH SEMICONDUCTOR STRUCTURES ON SAME SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14527042
|
Filing Dt:
|
10/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
TRENCH ISOLATION STRUCTURES AND METHODS FOR BIPOLAR JUNCTION TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14527813
|
Filing Dt:
|
10/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
DEVELOPABLE BOTTOM ANTIREFLECTIVE COATING COMPOSITION AND PATTERN FORMING METHOD USING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14528028
|
Filing Dt:
|
10/30/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
TWO MASK PROCESS FOR ELECTROPLATING METAL EMPLOYING A NEGATIVE ELECTROPHORETIC PHOTORESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14528266
|
Filing Dt:
|
10/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
FINFET AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14528316
|
Filing Dt:
|
10/30/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
LGA SOCKET TERMINAL DAMAGE PREVENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
14528388
|
Filing Dt:
|
10/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTORS WITH REDUCED PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2017
|
Application #:
|
14528435
|
Filing Dt:
|
10/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
DEVICE ISOLATION WITH IMPROVED THERMAL CONDUCTIVITY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14528466
|
Filing Dt:
|
10/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
FINFET WITH SELF-ALIGNED PUNCHTHROUGH STOPPER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14528830
|
Filing Dt:
|
10/30/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
DUMMY FIN FORMATION BY GAS CLUSTER ION BEAM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14529243
|
Filing Dt:
|
10/31/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
ELECTRICALLY CONTROLLED OPTICAL FUSE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14529332
|
Filing Dt:
|
10/31/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
FINFET WITH DIELECTRIC ISOLATION BY SILICON-ON-NOTHING AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14529338
|
Filing Dt:
|
10/31/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
TECHNIQUES FOR MANAGING SECURITY MODES APPLIED TO APPLICATION PROGRAM EXECUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14529431
|
Filing Dt:
|
10/31/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
INTERCONNECT STRUCTURE WITH ENHANCED RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
14529825
|
Filing Dt:
|
10/31/2014
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
FINFET WITH DIELECTRIC ISOLATION BY SILICON-ON-NOTHING AND METHOD OF FABRICATION
|
|