|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
13267262
|
Filing Dt:
|
10/06/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
ERROR RECOVERY STORAGE ALONG A NAND-FLASH STRING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13267522
|
Filing Dt:
|
10/06/2011
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
Methods of Processing Units Comprising Crystalline Materials, and Methods of Forming Semiconductor-On-Insulator Constructions
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13267602
|
Filing Dt:
|
10/06/2011
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
DISTURB VERIFY FOR PROGRAMMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
13268049
|
Filing Dt:
|
10/07/2011
|
Title:
|
READING NON-VOLATILE MULTILEVEL MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13268066
|
Filing Dt:
|
10/07/2011
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
Integrated Circuit Devices And Methods Of Forming Memory Array And Peripheral Circuitry Isolation
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
13268158
|
Filing Dt:
|
10/07/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
ERASE CYCLE COUNTER USAGE IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13269304
|
Filing Dt:
|
10/07/2011
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
Memory Cells Having Capacitor Dielectric Directly Against A Transistor Source/Drain Region
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
13269756
|
Filing Dt:
|
10/10/2011
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
METHODS OF FORMING A PLURALITY OF CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13269859
|
Filing Dt:
|
10/10/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR STRUCTURES INCLUDING A MOVABLE SWITCHING ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13270092
|
Filing Dt:
|
10/10/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
SYMMETRICALLY OPERATING SINGLE-ENDED INPUT BUFFER DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13270675
|
Filing Dt:
|
10/11/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
MODIFYING COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13270907
|
Filing Dt:
|
10/11/2011
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
MEMORY MODULES HAVING DAISY CHAIN WIRING CONFIGURATIONS AND FILTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13271048
|
Filing Dt:
|
10/11/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
DELAY LOCK LOOP PHASE GLITCH ERROR FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13272336
|
Filing Dt:
|
10/13/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
REDUCING READ FAILURE IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13272407
|
Filing Dt:
|
10/13/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
REFRESH OF NON-VOLATILE MEMORY CELLS BASED ON FATIGUE CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13272679
|
Filing Dt:
|
10/13/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
VERTICAL GATED ACCESS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13273182
|
Filing Dt:
|
10/13/2011
|
Title:
|
Cascaded Connection Matrices in a Distributed Cross-Connection System
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13273765
|
Filing Dt:
|
10/14/2011
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
METHOD, SYSTEM, AND APPARATUS FOR DISTRIBUTED DECODING DURING PROLONGED REFRESH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13275168
|
Filing Dt:
|
10/17/2011
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
MEMORY CELLS AND MEMORY CELL ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2017
|
Application #:
|
13275296
|
Filing Dt:
|
10/17/2011
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
CONNECTION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13276047
|
Filing Dt:
|
10/18/2011
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
INTERFACES AND DIE PACKAGES, AND APPARTUSES INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13276053
|
Filing Dt:
|
10/18/2011
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
APPARATUSES AND METHODS FOR DETERMINING STABILITY OF A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13276125
|
Filing Dt:
|
10/18/2011
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
INTEGRATED CIRCUITRY, METHODS OF FORMING CAPACITORS, AND METHODS OF FORMING INTEGRATED CIRCUITRY COMPRISING AN ARRAY OF CAPACITORS AND CIRCUITRY PERIPHERAL TO THE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13276141
|
Filing Dt:
|
10/18/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
RECESSED MEMORY CELL ACCESS DEVICES AND GATE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
13276150
|
Filing Dt:
|
10/18/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
NANOTUBE SEPARATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
13276359
|
Filing Dt:
|
10/19/2011
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
ERASE VOLTAGE REDUCTION IN A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13276523
|
Filing Dt:
|
10/19/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
FUSES, AND METHODS OF FORMING AND USING FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13276600
|
Filing Dt:
|
10/19/2011
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
THICKENED SIDEWALL DIELECTRIC FOR MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
13277963
|
Filing Dt:
|
10/20/2011
|
Title:
|
Memory Reuse for Multiple Endpoints in USB Device
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13277988
|
Filing Dt:
|
10/20/2011
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
Methods of forming and assembling pre-encapsulated assemblies and of forming associated semiconductor device packages
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13279513
|
Filing Dt:
|
10/24/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
DEVICES AND SYSTEM PROVIDING REDUCED QUANTITY OF INTERCONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13279926
|
Filing Dt:
|
10/24/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
FAILURE RECOVERY MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13280714
|
Filing Dt:
|
10/25/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
METHOD AND APPARATUS FOR CALIBRATING A MEMORY INTERFACE WITH A NUMBER OF DATA PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
13281007
|
Filing Dt:
|
10/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
DATA STORAGE WITH AN OUTER BLOCK CODE AND A STREAM-BASED INNER CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13281139
|
Filing Dt:
|
10/25/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
METHODS AND APPARATUSES INCLUDING AN ADJUSTABLE TERMINATION IMPEDANCE RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13281643
|
Filing Dt:
|
10/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
Adjustable Byte Lane Offset For Memory Module to Reduce Skew
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13282237
|
Filing Dt:
|
10/26/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
METHODS AND APPARATUSES INCLUDING A SELECT TRANSISTOR HAVING A BODY REGION INCLUDING MONOCRYSTALLINE SEMICONDUCTOR MATERIAL AND/OR AT LEAST A PORTION OF ITS GATE LOCATED IN A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13282308
|
Filing Dt:
|
10/26/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
APPARATUSES, INTEGRATED CIRCUITS, AND METHODS FOR MEASURING LEAKAGE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13282355
|
Filing Dt:
|
10/26/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
Methods of Forming Metal Oxide and Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
13282563
|
Filing Dt:
|
10/27/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
GAP PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13282671
|
Filing Dt:
|
10/27/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
DISPOSABLE PILLARS FOR CONTACT FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13282905
|
Filing Dt:
|
10/27/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
DUST COLLECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
13285490
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
SEMICONDUCTOR MODULE SYSTEM HAVING STACKED COMPONENTS WITH ENCAPSULATED THROUGH WIRE INTERCONNECTS (TWI)
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2018
|
Application #:
|
13285552
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
APPARATUS AND METHOD FOR ELIMINATING ARTIFACTS IN ACTIVE PIXEL SENSOR (APS) IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13285599
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
DUAL PINNED DIODE PIXEL WITH SHUTTER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13285638
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
METHODS OF FORMING MEMORY CELLS, MEMORY CELLS, AND SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13285697
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
SELECTING PROGRAMMING VOLTAGES IN RESPONSE TO AT LEAST A DATA LATCH IN COMMUNICATION WITH A SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13285871
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
WORD LINE ACTIVATION IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13286272
|
Filing Dt:
|
11/01/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
REDUNDANCY IN COLUMN PARALLEL OR ROW ARCHITECTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13286301
|
Filing Dt:
|
11/01/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
MEMORY CELL SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13286375
|
Filing Dt:
|
11/01/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
PERFORMING FORMING PROCESSES ON RESISTIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13286390
|
Filing Dt:
|
11/01/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
MULTI-PASS PROGRAMMING IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13286702
|
Filing Dt:
|
11/01/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND STRUCTURES INCLUDING AT LEAST PARTIALLY FORMED CONTAINER CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13287814
|
Filing Dt:
|
11/02/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR DEVICE STRUCTURES, AND RELATED STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13288442
|
Filing Dt:
|
11/03/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
METHODS AND SYSTEMS FOR IMAGING AND CUTTING SEMICONDUCTOR WAFERS AND OTHER SEMICONDUCTOR WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
13288609
|
Filing Dt:
|
11/03/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
METHODS OF FORMING PATTERNS, AND METHODS OF FORMING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13288715
|
Filing Dt:
|
11/03/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
Methods for Forming Semiconductor Constructions, and Methods for Selectively Etching Silicon Nitride Relative to Conductive Material
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
13290648
|
Filing Dt:
|
11/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
METHOD FOR PURIFICATION OF SEMICONDUCTING SINGLE WALL NANOTUBES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13291419
|
Filing Dt:
|
11/08/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
APPARATUSES AND METHODS FOR OPERATING A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
13291591
|
Filing Dt:
|
11/08/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
VERTICALLY-ORIENTED SEMICONDUCTOR SELECTION DEVICE FOR CROSS-POINT ARRAY MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13292276
|
Filing Dt:
|
11/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
DATA BUS INVERSION APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13292783
|
Filing Dt:
|
11/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
MEMORY DEVICE AND METHOD HAVING CHARGE LEVEL ASSIGNMENTS SELECTED TO MINIMIZE SIGNAL COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
13293321
|
Filing Dt:
|
11/10/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
SOLID STATE STORAGE DEVICE CONTROLLER WITH EXPANSION MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13293353
|
Filing Dt:
|
11/10/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
APPARATUSES AND OPERATION METHODS ASSOCIATED WITH RESISTIVE MEMORY CELL ARRAYS WITH SEPARATE SELECT LINES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13294077
|
Filing Dt:
|
11/10/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
RECOVERING A SYSTEM THAT HAS EXPERIENCED A FAULT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
13294083
|
Filing Dt:
|
11/10/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
CONTINOUS HIGH-FREQUENCY EVENT FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13294780
|
Filing Dt:
|
11/11/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
MAGNETICALLY ADJUSTING COLOR-CONVERTING MATERIALS WITHIN A MATRIX AND ASSOCIATED DEVICES, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
13295388
|
Filing Dt:
|
11/14/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
ANALOG READ AND WRITE PATHS IN A SOLID STATE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13296018
|
Filing Dt:
|
11/14/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
TITANIUM NITRIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13298104
|
Filing Dt:
|
11/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
MEMORY DEVICE WORD LINE DRIVERS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13298140
|
Filing Dt:
|
11/16/2011
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING PACKAGED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13298722
|
Filing Dt:
|
11/17/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
MEMORY CELLS AND INTEGRATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13298889
|
Filing Dt:
|
11/17/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
METHODS FOR ADHERING MATERIALS, FOR ENHANCING ADHESION BETWEEN MATERIALS, AND FOR PATTERNING MATERIALS, AND RELATED SEMICONDUCTOR DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13298987
|
Filing Dt:
|
11/17/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
MEMORY CELLS, SEMICONDUCTOR DEVICES INCLUDING SUCH CELLS, AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13299085
|
Filing Dt:
|
11/17/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
DIGITAL FREQUENCY LOCKED DELAY LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13299120
|
Filing Dt:
|
11/17/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
METHOD FOR PACKAGING CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13299158
|
Filing Dt:
|
11/17/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
A METHOD FOR MANUFACTURING A STACKED DEVICE CONDUCTIVE PATH CONNECTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13299430
|
Filing Dt:
|
11/18/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
APPARATUSES AND METHODS FOR STORING VALIDITY MASKS AND OPERATING APPARATUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
13299888
|
Filing Dt:
|
11/18/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
OPTICAL COMPENSATION DEVICES, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13300468
|
Filing Dt:
|
11/18/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
CONTROL VOLTAGE TRACKING CIRCUITS, METHODS FOR RECORDING A CONTROL VOLTAGE FOR A CLOCK SYNCHRONIZATION CIRCUIT AND METHODS FOR SETTING A VOLTAGE CONTROLLED DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13300816
|
Filing Dt:
|
11/21/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
APPARATUS AND METHODS HAVING MAJORITY BIT DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
13301176
|
Filing Dt:
|
11/21/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
READING DATA FROM MEMORY CELLS INCLUDING STORING CHARGES TO ANALOG STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13301255
|
Filing Dt:
|
11/21/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
MANUFACTURING METHOD OF CHARGING CAPACITY STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
13301565
|
Filing Dt:
|
11/21/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
SYSTEMS AND METHODS TO SELECTIVELY CONNECT ANTENNAS TO RECEIVE AND BACKSCATTER RADIO FREQUENCY SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13301653
|
Filing Dt:
|
11/21/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
MEMORY ARBITRATION SYSTEM AND METHOD HAVING AN ARBITRATION PACKET PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13301916
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
METHODS OF MAKING RANDOM ACCESS MEMORY DEVICES, TRANSISTORS, AND MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13301921
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
MEMORY DEVICES AND MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
13302050
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
SMALL UNIT INTERNAL VERIFY READ IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
13302231
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE CONTACTS TO SOURCE/DRAIN REGIONS AND METHODS OF FORMING LOCAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13302732
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
TRANSISTOR WITH HIGH BREAKDOWN VOLTAGE HAVING SEPARATED DRAIN EXTENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13302802
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
LIGHT EMISSION SYSTEMS HAVING NON-MONOCHROMATIC EMITTERS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13302909
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
TERMINATION FOR COMPLEMENTARY SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
13302943
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
APPARATUSES, CIRCUITS, AND METHODS FOR PROTECTION CIRCUITS FOR DUAL-DIRECTION NODES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13303022
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
MICROELECTRONIC DEVICE WAFERS AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13305072
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
METHODS OF FORMING DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
13305164
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
METHODS, DEVICES, AND SYSTEMS FOR DEALING WITH THRESHOLD VOLTAGE CHANGE IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13305338
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
CONDUCTIVE LAYERS FOR HAFNIUM SILICON OXYNITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13305564
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
STACKED MICROELECTRONIC DIES AND METHODS FOR STACKING MICROELECTRONIC DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13305795
|
Filing Dt:
|
11/29/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
PROGRAMMING MEMORY CELLS USING SMALLER STEP VOLTAGES FOR HIGHER PROGRAM LEVELS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13305987
|
Filing Dt:
|
11/29/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
METHODS OF FABRICATING RETICLES WITH SUBDIVIDED BLOCKING REGIONS
|
|