|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14530796
|
Filing Dt:
|
11/02/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
DEVICE STRUCTURE WITH INCREASED CONTACT AREA AND REDUCED GATE CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14532122
|
Filing Dt:
|
11/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
Gate-All-Around Nanowire MOSFET and Method of Formation
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14532437
|
Filing Dt:
|
11/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
IN-SITU THERMOELECTRIC COOLING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14533148
|
Filing Dt:
|
11/05/2014
|
Publication #:
|
|
Pub Dt:
|
05/05/2016
| | | | |
Title:
|
GENERATING AN ELECTROMAGNETIC PARAMETERIZED CELL FOR AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14533154
|
Filing Dt:
|
11/05/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
SEMI-CONDUCTOR DEVICE WITH EPITAXIAL SOURCE/DRAIN FACETTING PROVIDED AT THE GATE EDGE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14533177
|
Filing Dt:
|
11/05/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
LOCAL INTERCONNECTS BY METAL-III-V ALLOY WIRING IN SEMI-INSULATING III-V SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14533629
|
Filing Dt:
|
11/05/2014
|
Title:
|
PATTERNING ASSIST FEATURE TO MITIGATE REACTIVE ION ETCH MICROLOADING EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14534205
|
Filing Dt:
|
11/06/2014
|
Publication #:
|
|
Pub Dt:
|
05/12/2016
| | | | |
Title:
|
DOPED METAL-INSULATOR-TRANSITION LATCH CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14537139
|
Filing Dt:
|
11/10/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
FINFET STRUCTURE AND METHOD TO ADJUST THRESHOLD VOLTAGE IN A FINFET STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14537832
|
Filing Dt:
|
11/10/2014
|
Publication #:
|
|
Pub Dt:
|
05/12/2016
| | | | |
Title:
|
SEMICONDUCTOR JUNCTION FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14538170
|
Filing Dt:
|
11/11/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
FABRICATING PREASSEMBLED OPTOELECTRONIC INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14538401
|
Filing Dt:
|
11/11/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
SELF-ALIGNED DIELECTRIC ISOLATION FOR FINFET DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14540051
|
Filing Dt:
|
11/13/2014
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
TALL STRAINED HIGH PERCENTAGE SILICON-GERMANIUM FINS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14540315
|
Filing Dt:
|
11/13/2014
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
SPALLING METHODS TO FORM MULTI-JUNCTION PHOTOVOLTAIC STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14541182
|
Filing Dt:
|
11/14/2014
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING DIFFERENT GATE OXIDE THICKNESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14541803
|
Filing Dt:
|
11/14/2014
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
THREE DIMENSIONAL ORGANIC OR GLASS INTERPOSER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14543456
|
Filing Dt:
|
11/17/2014
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
PHOTOVOLTAIC DEVICE USING NANO-SPHERES FOR TEXTURED ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14546058
|
Filing Dt:
|
11/18/2014
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
HIGH LINEARITY SOI WAFER FOR LOW-DISTORTION CIRCUIT APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2018
|
Application #:
|
14546065
|
Filing Dt:
|
11/18/2014
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
INTEGRATED CIRCUIT PERFORMANCE MODELING USING A CONNECTIVITY-BASED CONDENSED RESISTANCE MODEL FOR A CONDUCTIVE STRUCTURE IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2019
|
Application #:
|
14546318
|
Filing Dt:
|
11/18/2014
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
SCOPED SEARCH ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
14546554
|
Filing Dt:
|
11/18/2014
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
DYNAMIC RECONFIGURATION-SWITCHING OF WINDINGS IN AN ELECTRIC MOTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14547504
|
Filing Dt:
|
11/19/2014
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
TAPE SERVO TRACK WRITE COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14548929
|
Filing Dt:
|
11/20/2014
|
Publication #:
|
|
Pub Dt:
|
05/26/2016
| | | | |
Title:
|
FORWARD ERROR CORRECTION SYNCHRONIZATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14549846
|
Filing Dt:
|
11/21/2014
|
Publication #:
|
|
Pub Dt:
|
05/26/2016
| | | | |
Title:
|
NON-CONTIGUOUS DUMMY STRUCTURE SURROUNDING THROUGH-SUBSTRATE VIA NEAR INTEGRATED CIRCUIT WIRES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14551693
|
Filing Dt:
|
11/24/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE RELIABILITY MODEL AND METHODOLOGIES FOR USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14552782
|
Filing Dt:
|
11/25/2014
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
MODELING MULTI-PATTERNING VARIABILITY WITH STATISTICAL TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14552791
|
Filing Dt:
|
11/25/2014
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
MULTICHIP MODULE WITH STIFFENING FRAME AND ASSOCIATED COVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14553203
|
Filing Dt:
|
11/25/2014
|
Publication #:
|
|
Pub Dt:
|
05/26/2016
| | | | |
Title:
|
MICROBOLOMETER DEVICES IN CMOS AND BiCMOS TECHNOLOGIES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14553932
|
Filing Dt:
|
11/25/2014
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
DATA WRITING METHOD AND PROGRAM FOR TAPE DRIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14554643
|
Filing Dt:
|
11/26/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
SELF-PROTECTED METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14554766
|
Filing Dt:
|
11/26/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
TUNNEL FIELD-EFFECT TRANSISTORS WITH A GATE-SWING BROKEN-GAP HETEROSTRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14556200
|
Filing Dt:
|
11/30/2014
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
FLEXIBLE, STRETCHABLE ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14557541
|
Filing Dt:
|
12/02/2014
|
Publication #:
|
|
Pub Dt:
|
06/02/2016
| | | | |
Title:
|
ASYMMETRIC FIELD EFFECT TRANSISTOR CAP LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14557578
|
Filing Dt:
|
12/02/2014
|
Title:
|
MODELING CHARGE DISTRIBUTION ON FINFET SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14557759
|
Filing Dt:
|
12/02/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
PREDICTIVE FETCHING AND DECODING FOR SELECTED RETURN INSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14557819
|
Filing Dt:
|
12/02/2014
|
Publication #:
|
|
Pub Dt:
|
06/02/2016
| | | | |
Title:
|
VOID MONITORING DEVICE FOR MEASUREMENT OF WAFER TEMPERATURE VARIATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2018
|
Application #:
|
14558037
|
Filing Dt:
|
12/02/2014
|
Publication #:
|
|
Pub Dt:
|
06/02/2016
| | | | |
Title:
|
CONTACT MODULE FOR OPTIMIZING EMITTER AND CONTACT RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14558411
|
Filing Dt:
|
12/02/2014
|
Publication #:
|
|
Pub Dt:
|
06/02/2016
| | | | |
Title:
|
3D Multipath Inductor
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14558591
|
Filing Dt:
|
12/02/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
TAPE HEADER PROTECTION SCHEME FOR USE IN A TAPE STORAGE SUBSYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14558782
|
Filing Dt:
|
12/03/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
CHIP CARRIER WITH DUAL-SIDED CHIP ACCESS AND A METHOD FOR TESTING A CHIP USING THE CHIP CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
14558904
|
Filing Dt:
|
12/03/2014
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH A LOW-K SPACER AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14559087
|
Filing Dt:
|
12/03/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
PREDICTOR DATA STRUCTURE FOR USE IN PIPELINED PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14559951
|
Filing Dt:
|
12/04/2014
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
FIELD EFFECT TRANSISTORS WITH VARYING THRESHOLD VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14560518
|
Filing Dt:
|
12/04/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
MEASURING SEMICONDUCTOR DEVICE FEATURES USING STEPWISE OPTICAL METROLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14561134
|
Filing Dt:
|
12/04/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
METHODS FOR BIASING ELECTRICALLY BIASABLE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14561395
|
Filing Dt:
|
12/05/2014
|
Title:
|
EPITAXIALLY GROWN SILICON GERMANIUM CHANNEL FINFET WITH SILICON UNDERLAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14561632
|
Filing Dt:
|
12/05/2014
|
Publication #:
|
|
Pub Dt:
|
01/21/2016
| | | | |
Title:
|
FINFET SOURCE-DRAIN MERGED BY SILICIDE-BASED MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14561830
|
Filing Dt:
|
12/05/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
HIGH RESISTIVITY SUBSTRATE FINAL RESISTANCE TEST STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14561999
|
Filing Dt:
|
12/05/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
VERTICAL FIN EDRAM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14562991
|
Filing Dt:
|
12/08/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
PFET GATE STACK MATERIALS HAVING IMPROVED THRESHOLD VOLTAGE, MOBILITY AND NBTI PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
14563009
|
Filing Dt:
|
12/08/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
METHOD OF FORMING REPLACEMENT GATE PFET HAVING TIALCO LAYER FOR IMPROVED NBTI PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
14563097
|
Filing Dt:
|
12/08/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
TUNABLE SCALING OF CURRENT GAIN IN BIPOLAR JUNCTION TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14563152
|
Filing Dt:
|
12/08/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
QUEUE CREDIT MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14563245
|
Filing Dt:
|
12/08/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
ISOLATING A PCI HOST BRIDGE IN RESPONSE TO AN ERROR EVENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14564323
|
Filing Dt:
|
12/09/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
METHODS OF FORMING FINFET WITH WIDE UNMERGED SOURCE DRAIN EPI
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14566773
|
Filing Dt:
|
12/11/2014
|
Publication #:
|
|
Pub Dt:
|
06/16/2016
| | | | |
Title:
|
STRUCTURE TO PREVENT DEEP TRENCH MOAT CHARGING AND MOAT ISOLATION FAILS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14566779
|
Filing Dt:
|
12/11/2014
|
Publication #:
|
|
Pub Dt:
|
06/16/2016
| | | | |
Title:
|
CMOS GATE CONTACT RESISTANCE REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14566929
|
Filing Dt:
|
12/11/2014
|
Title:
|
HIGH-K DIELECTRIC STRUCTURE FOR DEEP TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14567052
|
Filing Dt:
|
12/11/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
ELECTRONIC MODULE ASSEMBLY WITH PATTERNED ADHESIVE ARRAY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14567085
|
Filing Dt:
|
12/11/2014
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
SOLDERING A SEMICONDUCTOR DEVICE AND A SUBSTRATE BASED ON OSCILLATING FREQUENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14568382
|
Filing Dt:
|
12/12/2014
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR-BASED BIO-SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14568966
|
Filing Dt:
|
12/12/2014
|
Publication #:
|
|
Pub Dt:
|
06/16/2016
| | | | |
Title:
|
CMOS DEVICE WITH READING CIRCUIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14569047
|
Filing Dt:
|
12/12/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
LEVEL SHIFTING AN I/O SIGNAL INTO MULTIPLE VOLTAGE DOMAINS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14569097
|
Filing Dt:
|
12/12/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
RECEIVING AN I/O SIGNAL IN MULTIPLE VOLTAGE DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
14569350
|
Filing Dt:
|
12/12/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
CALIBRATION ASSEMBLY FOR AIDE IN DETECTION OF ANALYTES WITH ELECTROMAGNETIC READ-WRITE HEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14569376
|
Filing Dt:
|
12/12/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
CALIBRATION CORRELATION FOR CALIBRATION ASSEMBLY HAVING ELECTROMAGNETIC READ HEAD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14569844
|
Filing Dt:
|
12/15/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
METHOD AND STRUCTURE OF FORMING BACKSIDE THROUGH SILICON VIA CONNECTIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14571368
|
Filing Dt:
|
12/16/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
THROUGH-SILICON VIA STRUCTURE AND METHOD FOR IMPROVING BEOL DIELECTRIC PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14571496
|
Filing Dt:
|
12/16/2014
|
Title:
|
REFRESH HIDDEN EDRAM MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14571628
|
Filing Dt:
|
12/16/2014
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
REPLACEMENT GATE MOSFET WITH A HIGH PERFORMANCE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14572975
|
Filing Dt:
|
12/17/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
SILICON-GERMANIUM (SiGe) FIN FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14573238
|
Filing Dt:
|
12/17/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
RESONANT RADIO FREQUENCY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14573268
|
Filing Dt:
|
12/17/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
E-FUSES CONTAINING AT LEAST ONE UNDERLYING TUNGSTEN CONTACT FOR PROGRAMMING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14573632
|
Filing Dt:
|
12/17/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES WITH DEEP TRENCH CAPACITOR AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14573745
|
Filing Dt:
|
12/17/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
REGULATION FOR MULTI-PHASE VOLTAGE PUMP SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14574430
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
STRUCTURE WITH AIR GAP CRACK STOP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14574460
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
DEEP TRENCH POLYSILICON FIN FIRST
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14574504
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
FIELD-ISOLATED BULK FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14574533
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
SILICON-GERMANIUM FIN OF HEIGHT ABOVE CRITICAL THICKNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2018
|
Application #:
|
14574746
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
ELECTRICAL CIRCUIT ODOMETER SENSOR ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
14574889
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
TITANIUM TUNGSTEN LINER USED WITH COPPER INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14575311
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
GATE TUNABLE TUNNEL DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14576611
|
Filing Dt:
|
12/19/2014
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
STRUCTURE AND METHOD TO FORM A FINFET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14577113
|
Filing Dt:
|
12/19/2014
|
Title:
|
BIAS TEMPERATURE INSTABILITY STATE DETECTION AND CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14578523
|
Filing Dt:
|
12/22/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
ZIG-ZAG TRENCH STRUCTURE TO PREVENT ASPECT RATIO TRAPPING DEFECT ESCAPE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14579210
|
Filing Dt:
|
12/22/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
HIGH-K AND METAL FILLED TRENCH-TYPE EDRAM CAPACITOR WITH ELECTRODE DEPTH AND DIMENSION CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14580274
|
Filing Dt:
|
12/23/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
FORMATION OF FINFET JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14580539
|
Filing Dt:
|
12/23/2014
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
METAL FUSE STRUCTURE FOR IMPROVED PROGRAMMING CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14580589
|
Filing Dt:
|
12/23/2014
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
OFFSET-CANCELLING SELF-REFERENCE STT-MRAM SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
14582655
|
Filing Dt:
|
12/24/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
CAPACITOR STRAP CONNECTION STRUCTURE AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14583835
|
Filing Dt:
|
12/29/2014
|
Title:
|
METAL STACK FOR REDUCED GATE RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14585742
|
Filing Dt:
|
12/30/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
SOI BASED FINFET WITH STRAINED SOURCE-DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2018
|
Application #:
|
14585933
|
Filing Dt:
|
12/30/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
TAPERED GATE OXIDE IN LDMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14589171
|
Filing Dt:
|
01/05/2015
|
Publication #:
|
|
Pub Dt:
|
07/07/2016
| | | | |
Title:
|
PASSIVE SOLAR PANEL COOLING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14589493
|
Filing Dt:
|
01/05/2015
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
CONTINUOUSLY SCALABLE WIDTH AND HEIGHT SEMICONDUCTOR FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14590238
|
Filing Dt:
|
01/06/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
ASYMMETRIC SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14590327
|
Filing Dt:
|
01/06/2015
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
U-SHAPED SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14591048
|
Filing Dt:
|
01/07/2015
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE INTEGRATED WITH CMOS SOI FET ON A SINGLE CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14591946
|
Filing Dt:
|
01/08/2015
|
Title:
|
FIELD PLATE IN HETEROJUNCTION BIPOLAR TRANSISTOR WITH IMPROVED BREAK-DOWN VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14592421
|
Filing Dt:
|
01/08/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
CRACK CONTROL FOR SUBSTRATE SEPARATION
|
|