|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13346076
|
Filing Dt:
|
01/09/2012
|
Title:
|
INTEGRATED CIRCUIT DICE WITH EDGE FINISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13346115
|
Filing Dt:
|
01/09/2012
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ERASING A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
13346290
|
Filing Dt:
|
01/09/2012
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
MACRO AND COMMAND EXECUTION FROM MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13346402
|
Filing Dt:
|
01/09/2012
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
STACKED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING STACKED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13346495
|
Filing Dt:
|
01/09/2012
|
Publication #:
|
|
Pub Dt:
|
07/11/2013
| | | | |
Title:
|
VERTICAL SOLID-STATE TRANSDUCERS AND SOLID-STATE TRANSDUCER ARRAYS HAVING BACKSIDE TERMINALS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
13346538
|
Filing Dt:
|
01/09/2012
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
ERROR SCANNING IN FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
13347054
|
Filing Dt:
|
01/10/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
MEMORY BLOCK MANAGEMENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13347192
|
Filing Dt:
|
01/10/2012
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
HIGH ASPECT RATIO CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13347478
|
Filing Dt:
|
01/10/2012
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
METHODS OF FORMING AN INTEGRATED CIRCUIT WITH SELF-ALIGNED TRENCH FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
13347613
|
Filing Dt:
|
01/10/2012
|
Publication #:
|
|
Pub Dt:
|
07/11/2013
| | | | |
Title:
|
APPARATUSES AND METHODS FOR LOW POWER CURRENT MODE SENSE AMPLIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13347840
|
Filing Dt:
|
01/11/2012
|
Publication #:
|
|
Pub Dt:
|
07/11/2013
| | | | |
Title:
|
MEMORY CELLS INCLUDING TOP ELECTRODES COMPRISING METAL SILICIDE, APPARATUSES INCLUDING SUCH CELLS, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13348447
|
Filing Dt:
|
01/11/2012
|
Publication #:
|
|
Pub Dt:
|
07/11/2013
| | | | |
Title:
|
CIRCUITS, INTEGRATED CIRCUITS, AND METHODS FOR INTERLEAVED PARITY COMPUTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13349432
|
Filing Dt:
|
01/12/2012
|
Publication #:
|
|
Pub Dt:
|
07/18/2013
| | | | |
Title:
|
SEMICONDUCTOR GROWTH SUBSTRATES AND ASSOCIATED SYSTEMS AND METHODS FOR DIE SINGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13349652
|
Filing Dt:
|
01/13/2012
|
Publication #:
|
|
Pub Dt:
|
07/18/2013
| | | | |
Title:
|
MEMORY DEVICES AND PROGRAMMING METHODS THAT PROGRAM A MEMORY CELL WITH A DATA VALUE, READ THE DATA VALUE FROM THE MEMORY CELL AND REPROGRAM THE MEMORY CELL WITH THE READ DATA VALUE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
13350061
|
Filing Dt:
|
01/13/2012
|
Publication #:
|
|
Pub Dt:
|
07/18/2013
| | | | |
Title:
|
MEMORY CELLS HAVING A COMMON GATE TERMINAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13350136
|
Filing Dt:
|
01/13/2012
|
Publication #:
|
|
Pub Dt:
|
07/18/2013
| | | | |
Title:
|
Methods Of Patterning Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13351106
|
Filing Dt:
|
01/16/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
ANTIBLOOMING IMAGING APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13351147
|
Filing Dt:
|
01/16/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
TOPOGRAPHY BASED PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13351148
|
Filing Dt:
|
01/16/2012
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
METHODS OF OPERATING A MEMORY DEVICE HAVING A BURIED BOOSTING PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
13351525
|
Filing Dt:
|
01/17/2012
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
MEMORY DEVICE PROGRAM WINDOW ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13351575
|
Filing Dt:
|
01/17/2012
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
MEMORY DEVICES HAVING REDUNDANT ARRAYS FOR REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13351708
|
Filing Dt:
|
01/17/2012
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
MEMORY DEVICES OPERATED WITHIN A COMMUNICATION PROTOCOL STANDARD TIMEOUT REQUIREMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13352652
|
Filing Dt:
|
01/18/2012
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
MEMORY ARRAY AND MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
13352680
|
Filing Dt:
|
01/18/2012
|
Publication #:
|
|
Pub Dt:
|
07/18/2013
| | | | |
Title:
|
RESISTIVE MEMORY CELL STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13352833
|
Filing Dt:
|
01/18/2012
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
HIGH-PERFORMANCE DIODE DEVICE STRUCTURE AND MATERIALS USED FOR THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13353452
|
Filing Dt:
|
01/19/2012
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
CONFIGURATION FINALIZATION ON FIRST VALID NAND COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13353603
|
Filing Dt:
|
01/19/2012
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
EXPLICIT SKEW INTERFACE FOR REDUCING CROSSTALK AND SIMULTANEOUS SWITCHING NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13354163
|
Filing Dt:
|
01/19/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
Methods of Forming a Non-Volatile Resistive Oxide Memory Array
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
13354453
|
Filing Dt:
|
01/20/2012
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
MITIGATION OF DATA CORRUPTION FROM BACK PATTERN AND PROGRAM DISTURB IN A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13354767
|
Filing Dt:
|
01/20/2012
|
Publication #:
|
|
Pub Dt:
|
07/25/2013
| | | | |
Title:
|
PHOTONIC DEVICE AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2018
|
Application #:
|
13354957
|
Filing Dt:
|
01/20/2012
|
Publication #:
|
|
Pub Dt:
|
07/25/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES INCLUDING BURIED DIGIT LINES AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13354966
|
Filing Dt:
|
01/20/2012
|
Publication #:
|
|
Pub Dt:
|
07/25/2013
| | | | |
Title:
|
MEMORY CELLS HAVING HEATERS WITH ANGLED SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13354982
|
Filing Dt:
|
01/20/2012
|
Publication #:
|
|
Pub Dt:
|
07/25/2013
| | | | |
Title:
|
METHODS FOR FORMING VERTICAL MEMORY DEVICES AND APPARATUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13355197
|
Filing Dt:
|
01/20/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
MULTIPLE DEVICE APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13355382
|
Filing Dt:
|
01/20/2012
|
Publication #:
|
|
Pub Dt:
|
07/25/2013
| | | | |
Title:
|
MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13355407
|
Filing Dt:
|
01/20/2012
|
Publication #:
|
|
Pub Dt:
|
07/25/2013
| | | | |
Title:
|
METHODS OF FORMING PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13355820
|
Filing Dt:
|
01/23/2012
|
Publication #:
|
|
Pub Dt:
|
07/25/2013
| | | | |
Title:
|
APPARATUSES AND METHODS FOR READING AND/OR PROGRAMMING DATA IN MEMORY ARRAYS HAVING VARYING AVAILABLE STORAGE RANGES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13355841
|
Filing Dt:
|
01/23/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
POWER-OFF APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13355904
|
Filing Dt:
|
01/23/2012
|
Publication #:
|
|
Pub Dt:
|
07/25/2013
| | | | |
Title:
|
MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13356438
|
Filing Dt:
|
01/23/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13357322
|
Filing Dt:
|
01/24/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR APPARATUS, DEVICE AND SYSTEM WITH BURIED DECOUPLING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13357347
|
Filing Dt:
|
01/24/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
DRAM WITH NANOFIN TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13357472
|
Filing Dt:
|
01/24/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
METHOD AND APPARATUS FOR COMPILING REGULAR EXPRESSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13357496
|
Filing Dt:
|
01/24/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
UTILIZING SPECIAL PURPOSE ELEMENTS TO IMPLEMENT A FSM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13357505
|
Filing Dt:
|
01/24/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
UNROLLING QUANTIFICATIONS TO CONTROL IN-DEGREE AND/OR OUT-DEGREE OF AUTOMATON
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13357506
|
Filing Dt:
|
01/24/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
INTEGRATORS FOR DELTA-SIGMA MODULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13357511
|
Filing Dt:
|
01/24/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
STATE GROUPING FOR ELEMENT UTILIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13357533
|
Filing Dt:
|
01/24/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
METHOD FOR OPERATING A NAND FLASH MEMORY DEVICE IN MULTIPLE OPERATIONAL MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13357536
|
Filing Dt:
|
01/24/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR DATA READ OF A SYNCHRONOUS SERIAL INTERFACE NAND
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13358408
|
Filing Dt:
|
01/25/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
MULTI-PHASE DUTY-CYCLE CORRECTED CLOCK SIGNAL GENERATOR AND MEMORY HAVING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
13358442
|
Filing Dt:
|
01/25/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
JTAG CONTROLLED SELF-REPAIR AFTER PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13358882
|
Filing Dt:
|
01/26/2012
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
Title:
|
MEMORY ARRAYS AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
13359012
|
Filing Dt:
|
01/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
MEMORY DEVICE DISTRIBUTED CONTROLLER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13359769
|
Filing Dt:
|
01/27/2012
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PROVIDING CAPACITANCE IN A MULTI-CHIP MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13359947
|
Filing Dt:
|
01/27/2012
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
MEMORY ARRAYS WITH ROWS OF MEMORY CELLS COUPLED TO OPPOSITE SIDES OF A CONTROL GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13360044
|
Filing Dt:
|
01/27/2012
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
WAFER LEVEL PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13361073
|
Filing Dt:
|
01/30/2012
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
STACKED PACKAGED INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
13361183
|
Filing Dt:
|
01/30/2012
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
SIGNAL DELIVERY IN STACKED DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13361296
|
Filing Dt:
|
01/30/2012
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
Title:
|
INCORPORATION OF OXYGEN INTO MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13361630
|
Filing Dt:
|
01/30/2012
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT MEMORY OPERATION APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13362644
|
Filing Dt:
|
01/31/2012
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
ELECTRONIC DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13362742
|
Filing Dt:
|
01/31/2012
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING ELONGATED FASTENERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13364198
|
Filing Dt:
|
02/01/2012
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
Title:
|
APPARATUSES AND METHODS FOR ALTERING A FORWARD PATH DELAY OF A SIGNAL PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13364382
|
Filing Dt:
|
02/02/2012
|
Publication #:
|
|
Pub Dt:
|
08/08/2013
| | | | |
Title:
|
COMBINED CONDUCTIVE PLUG/CONDUCTIVE LINE MEMORY ARRAYS AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13364800
|
Filing Dt:
|
02/02/2012
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
SELF-ALIGNED, PLANAR PHASE CHANGE MEMORY ELEMENTS AND DEVICES, SYSTEMS EMPLOYING THE SAME AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
13365064
|
Filing Dt:
|
02/02/2012
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
MEMORY APPARATUS AND METHOD USING ERASURE ERROR CORRECTION TO REDUCE POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13365472
|
Filing Dt:
|
02/03/2012
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
MEMORY DEVICES AND METHODS OF FORMING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
13365856
|
Filing Dt:
|
02/03/2012
|
Publication #:
|
|
Pub Dt:
|
08/08/2013
| | | | |
Title:
|
ACTIVE ALIGNMENT OF OPTICAL FIBER TO CHIP USING LIQUID CRYSTALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13366025
|
Filing Dt:
|
02/03/2012
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
GRADED DIELECTRIC STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13366557
|
Filing Dt:
|
02/06/2012
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
NAND STEP UP VOLTAGE SWITCHING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13367012
|
Filing Dt:
|
02/06/2012
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
METHODS AND APPARATUS READING ERASE BLOCK MANAGEMENT DATA IN SUBSETS OF SECTORS HAVING USER DATA AND CONTROL DATA SECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
13367026
|
Filing Dt:
|
02/06/2012
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
RECONFIGURABLE CONNECTIONS FOR STACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
13367158
|
Filing Dt:
|
02/06/2012
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
METHODS FOR TRANSFERRING HEAT FROM STACKED MICROFEATURE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13367213
|
Filing Dt:
|
02/06/2012
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
METHODS OF PACKAGING IMAGER DEVICES AND OPTICS MODULES, AND RESULTING ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13368206
|
Filing Dt:
|
02/07/2012
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
DIELECTRICS CONTAINING AT LEAST ONE OF A REFRACTORY METAL OR A NON-REFRACTORY METAL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13368535
|
Filing Dt:
|
02/08/2012
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
HIGH-PERFORMANCE ONE-TRANSISTOR MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13368606
|
Filing Dt:
|
02/08/2012
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
TEMPERATURE COMPENSATION VIA POWER SUPPLY MODIFICATION TO PRODUCE A TEMPERATURE-INDEPENDENT DELAY IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13369208
|
Filing Dt:
|
02/08/2012
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
METHODS OF FORMING PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13369490
|
Filing Dt:
|
02/09/2012
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
ETCHANT GAS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13369654
|
Filing Dt:
|
02/09/2012
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
MEMORY CELLS AND MEMORY CELL FORMATION METHODS USING SEALING MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13369822
|
Filing Dt:
|
02/09/2012
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
MEMORY CELL PROFILES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13369928
|
Filing Dt:
|
02/09/2012
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
APPARATUSES AND METHODS FOR LINE CHARGE SHARING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13371045
|
Filing Dt:
|
02/10/2012
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
MEMORY SYSTEM AND METHOD USING A MEMORY DEVICE DIE STACKED WITH A LOGIC DIE USING DATA ENCODING, AND SYSTEM USING THE MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
13371133
|
Filing Dt:
|
02/10/2012
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
ERROR DETECTION FOR MULTI-BIT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13372669
|
Filing Dt:
|
02/14/2012
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
MEMORY CELL OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13372683
|
Filing Dt:
|
02/14/2012
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
System Of Rotating Data In A Plurality Of Processing Elements
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13377495
|
Filing Dt:
|
04/03/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
SUSPENSION OF MEMORY OPERATIONS FOR REDUCED READ LATENCY IN MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13384999
|
Filing Dt:
|
01/19/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
APPARATUS AND METHODS TO PERFORM READ-WHILE WRITE (RWW) OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13396039
|
Filing Dt:
|
02/14/2012
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
Graphoepitaxial Self-Assembly of Arrays of Downward Facing Half-Cylinders
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13396261
|
Filing Dt:
|
02/14/2012
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
Polymer Materials for Formation of Registered Arrays of Cylindrical Pores
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
13396414
|
Filing Dt:
|
02/14/2012
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
METHODS OF FORMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13396473
|
Filing Dt:
|
02/14/2012
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
SUPPLY INDEPENDENT DELAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2018
|
Application #:
|
13397392
|
Filing Dt:
|
02/15/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
MEMORIES AND METHODS TO PROVIDE CONFIGURATION INFORMATION TO CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13397511
|
Filing Dt:
|
02/15/2012
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
PHASE MIXER WITH ADJUSTABLE LOAD-TO-DRIVE RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13398041
|
Filing Dt:
|
02/16/2012
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
HIGH PERFORMANCE INPUT RECEIVER CIRCUIT FOR REDUCED-SWING INPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13398491
|
Filing Dt:
|
02/16/2012
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A TRANSISTOR GATE HAVING MULTIPLE VERTICALLY ORIENTED SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13398549
|
Filing Dt:
|
02/16/2012
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
RECESSED CHANNEL NEGATIVE DIFFERENTIAL RESISTANCE-BASED MEMORY CELL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13398609
|
Filing Dt:
|
02/16/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
METHOD, DEVICE AND SYSTEM FOR CACHING FOR NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13398642
|
Filing Dt:
|
02/16/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
METHOD, DEVICE AND SYSTEM FOR A CONFIGURABLE ADDRESS SPACE FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13399659
|
Filing Dt:
|
02/17/2012
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES RECESSED IN SUPPORT MEMBER CAVITIES, AND ASSOCIATED METHODS
|
|