|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11408347
|
Filing Dt:
|
04/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
STRESSOR INTEGRATION AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11409790
|
Filing Dt:
|
04/24/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A LAYER FORMED USING AN INDUCTIVELY COUPLED PLASMA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11410218
|
Filing Dt:
|
04/24/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
SELECTIVE BIT ERROR DETECTION AT A BUS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11410584
|
Filing Dt:
|
04/25/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
NON-VOLATILE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11413422
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
PROCESSOR AND METHOD FOR ALTERING ADDRESS TRANSLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
11413533
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
BROADCAST HANDOFF BETWEEN COMMUNICATION NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11414440
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
METHOD OF FORMING STACKABLE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11416273
|
Filing Dt:
|
05/02/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
REFERENCE CIRCUIT AND METHOD FOR GENERATING A REFERENCE SIGNAL FROM A REFERENCE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11416436
|
Filing Dt:
|
05/02/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING SEMICONDUCTOR FINS AND A PROCESS FOR FORMING THE ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11419304
|
Filing Dt:
|
05/19/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE PATTERN FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11419798
|
Filing Dt:
|
05/23/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
CONTACT SURROUNDED BY PASSIVATION AND POLYMIDE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11420095
|
Filing Dt:
|
05/24/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
MULTI-LEVEL VOLTAGE ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11420551
|
Filing Dt:
|
05/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
METHOD OF STIMULATING DIE CIRCUITRY AND STRUCTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11420558
|
Filing Dt:
|
05/26/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
NONVOLATILE MEMORY HAVING LATCHING SENSE AMPLIFIER AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11420559
|
Filing Dt:
|
05/26/2006
|
Title:
|
CHARGE PUMP SYSTEM WITH REDUCED RIPPLE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2008
|
Application #:
|
11420849
|
Filing Dt:
|
05/30/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
ENGINEERING STRAIN IN THICK STRAINED-SOI SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11421009
|
Filing Dt:
|
05/30/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR STRUCTURE HAVING A STRAINED SILICON LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11423240
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
PRIMITIVE CELL METHOD FOR FRONT END PHYSICAL DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
11423760
|
Filing Dt:
|
06/13/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
METHOD OF POLISHING A LAYER USING A POLISHING PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11424132
|
Filing Dt:
|
06/14/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
LOW VOLTAGE CIRCUIT WITH VARIABLE SUBSTRATE BIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
11424183
|
Filing Dt:
|
06/14/2006
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
HEATSINK MOLDLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11424767
|
Filing Dt:
|
06/16/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR SHARING RESET AND BACKGROUND COMMUNICATION ON A SINGLE MCU PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
11427610
|
Filing Dt:
|
06/29/2006
|
Title:
|
INTEGRATED CIRCUIT HAVING A MEMORY WITH LOW VOLTAGE READ/WRITE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11428038
|
Filing Dt:
|
06/30/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11433998
|
Filing Dt:
|
05/15/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
MEMORY WITH LEVEL SHIFTING WORD LINE DRIVER AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
11435917
|
Filing Dt:
|
05/17/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
Delay configurable device and methods thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11435942
|
Filing Dt:
|
05/17/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
LOW VOLTAGE MEMORY DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11435944
|
Filing Dt:
|
05/17/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
BIT CELL REFERENCE DEVICE AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11436234
|
Filing Dt:
|
05/18/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
HARDWARE MONITOR OF LIN TIME BUDGET
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11438890
|
Filing Dt:
|
05/23/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
CONTENTION-FREE HIERARCHICAL BIT LINE IN EMBEDDED MEMORY AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11441367
|
Filing Dt:
|
05/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
MODEL CORRESPONDENCE METHOD AND DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11441869
|
Filing Dt:
|
05/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
Method of increasing coding efficiency and reducing power consumption by on-line scene change detection while encoding inter-frame
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11442196
|
Filing Dt:
|
05/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
METHOD AND DEVICE FOR TESTING DELAY PATHS OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11444087
|
Filing Dt:
|
05/31/2006
|
Title:
|
SYSTEM AND METHOD FOR REDUCING CURRENT IN A DEVICE DURING TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11445657
|
Filing Dt:
|
06/02/2006
|
Title:
|
DIE LEVEL METAL DENSITY GRADIENT FOR IMPROVED FLIP CHIP PACKAGE RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
11445981
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR POLAR MODULATION USING POWER AMPLIFIER BIAS CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11448225
|
Filing Dt:
|
06/07/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
IN-CIRCUIT VT DISTRIBUTION BIT COUNTER FOR NON-VOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11448447
|
Filing Dt:
|
06/06/2006
|
Title:
|
DYNAMICALLY CHANGING MEDIA COMPRESSION FORMAT IN COMPRESSED DOMAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11450070
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR A SEMICONDUCTOR DEVICE PACKAGE WITH IMPROVED THERMAL PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11450667
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR THERMAL MANAGEMENT IN A MULTI-LAYER EMBEDDED CHIP STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11453324
|
Filing Dt:
|
06/14/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
LOW PIN COUNT RESET CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11453763
|
Filing Dt:
|
06/14/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
MICROELECTRONIC ASSEMBLY WITH BACK SIDE METALLIZATION AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11454403
|
Filing Dt:
|
06/15/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
METHOD OF FORMING A BIPOLAR TRANSISTOR AND SEMICONDUCTOR COMPONENT THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11454654
|
Filing Dt:
|
06/15/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
METHOD OF MANUFACTURING A BIPOLAR TRANSISTOR AND BIPOLAR TRANSISTOR THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11455025
|
Filing Dt:
|
06/15/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
INTEGRATED CMOS AND BIPOLAR DEVICES METHOD AND STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
11457380
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
A DIRECT DIGITAL SYNTHESIS CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11457580
|
Filing Dt:
|
07/14/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
COIL-LESS OVERTONE CRYSTAL OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11457668
|
Filing Dt:
|
07/14/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
DATA LATCH WITH MINIMAL SETUP TIME AND LAUNCH DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11459170
|
Filing Dt:
|
07/21/2006
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
MEMORY PIPELINING IN AN INTEGRATED CIRCUIT MEMORY DEVICE USING SHARED WORDLINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11460086
|
Filing Dt:
|
07/26/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
PIPELINED DATA PROCESSOR WITH DETERMINISTIC SIGNATURE GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11460090
|
Filing Dt:
|
07/26/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
DATA PROCESSING WITH RECONFIGURABLE REGISTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11460349
|
Filing Dt:
|
07/27/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
VOLTAGE CONTROL CIRCUIT HAVING A POWER SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11460732
|
Filing Dt:
|
07/28/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
CURRENT COMPARISON BASED VOLTAGE BIAS GENERATOR FOR ELECTRONIC DATA STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11460745
|
Filing Dt:
|
07/28/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
MEMORY CIRCUIT USING A REFERENCE FOR SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11460748
|
Filing Dt:
|
07/28/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
TRANSFER OF STRESS TO A LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11460782
|
Filing Dt:
|
07/28/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
TRANSISTOR WITH ASYMMETRY FOR DATA STORAGE CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11461048
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
BUS HAVING A DYNAMIC TIMING BRIDGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11461120
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
OSCILLATOR WITH STACKED AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
11461200
|
Filing Dt:
|
07/31/2006
|
Title:
|
SRAM HAVING VARIABLE POWER SUPPLY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11464124
|
Filing Dt:
|
08/11/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
MEMORY HAVING SENSE TIME OF VARIABLE DURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11464129
|
Filing Dt:
|
08/11/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
DOUBLE-RATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11465843
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
ARRANGEMENT AND METHOD IMPEDANCE MATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11465976
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
POWER DE-RATING REDUCTION IN A TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11467791
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
OVERTONE CRYSTAL OSCILLATOR AUTOMATIC CALIBRATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
11467988
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR LOADING OR STORING MULTIPLE REGISTERS IN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11468458
|
Filing Dt:
|
08/30/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
MINIMUM MEMORY OPERATING VOLTAGE TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11468815
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
LEVEL SHIFTING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11469158
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHOD OF FORMING CRACK ARREST FEATURES IN EMBEDDED DEVICE BUILD-UP PACKAGE AND PACKAGE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
11470721
|
Filing Dt:
|
09/07/2006
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
MULTI-THREADED PROCESSOR ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11470728
|
Filing Dt:
|
09/07/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
COMPUTER PROCESSOR CAPABLE OF RESPONDING WITH COMPARABLE EFFICIENCY TO BOTH SOFTWARE-STATE-INDEPENDENT AND STATE-DEPENDENT EVENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11476386
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR REDUCING DELAY NOISE IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11476387
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
STACKED LOOP ANTENNA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11476966
|
Filing Dt:
|
06/27/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR EVM SELF-TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
11486190
|
Filing Dt:
|
07/12/2006
|
Title:
|
Manipulation of media streams in the compressed domain
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11487863
|
Filing Dt:
|
07/17/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
CONCURRENT PROGRAMMING AND PROGRAM VERIFICATION OF FLOATING GATE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11489793
|
Filing Dt:
|
07/19/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
MULTI-GATE SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11490439
|
Filing Dt:
|
07/20/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
PVT VARIATION DETECTION AND COMPENSATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11493424
|
Filing Dt:
|
07/26/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
METHOD FOR TESTING INTEGRATED CIRCUIT, AND WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11493686
|
Filing Dt:
|
07/25/2006
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
APPARATUS FOR CURRENT SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11496106
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
METHOD FOR FORMING VERTICAL STRUCTURES IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11496359
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
TEMPERATURE SENSOR DEVICE AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11501096
|
Filing Dt:
|
08/07/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A CONDUCTIVE STUD OVER A BONDING PAD REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11502679
|
Filing Dt:
|
08/11/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
INTERCONNECT FOR IMPROVED DIE TO SUBSTRATE ELECTRICAL COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11503649
|
Filing Dt:
|
08/14/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11503650
|
Filing Dt:
|
08/14/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
DISCHARGE DEVICE AND DC POWER SUPPLY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11508610
|
Filing Dt:
|
08/22/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11508617
|
Filing Dt:
|
08/23/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
DEGLITCH CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11508618
|
Filing Dt:
|
08/23/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
POWER SUPPLY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11510401
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD FOR FORMING AN INDEPENDENT BOTTOM GATE CONNECTION FOR BURIED INTERCONNECTION INCLUDING BOTTOM GATE OF A PLANAR DOUBLE GATE MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11510547
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
SUPERJUNCTION TRENCH DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11510552
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
TRENCH POWER DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11512483
|
Filing Dt:
|
08/30/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
MULTIPLE SENSOR THERMAL MANAGEMENT FOR ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11513638
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
DISTRIBUTED ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT WITH VARYING CLAMP SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11524655
|
Filing Dt:
|
09/21/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR SIMULATING DISTRIBUTED EFFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
11530051
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
TRACE BUFFER WITH A PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
11530058
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
METHOD FOR FABRICATING DUAL-METAL GATE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11530181
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
INPUT CIRCUIT FOR RECEIVING A VARIABLE VOLTAGE INPUT SIGNAL AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11534715
|
Filing Dt:
|
09/25/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
CIRCUIT FOR STORING INFORMATION IN AN INTEGRATED CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
11537948
|
Filing Dt:
|
10/02/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
FEEDBACK REDUCTION FOR MIMO PRECODED SYSTEM BY EXPLOITING CHANNEL CORRELATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11538295
|
Filing Dt:
|
10/03/2006
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
SEQUENCE-INDEPENDENT POWER-ON RESET FOR MULTI-VOLTAGE CIRCUITS
|
|