skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:039138/0001   Pages: 501
Recorded: 06/16/2016
Attorney Dkt #:F163476
Conveyance: SUPPLEMENT TO THE SECURITY AGREEMENT
Total properties: 5800
Page 15 of 59
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59
1
Patent #:
Issue Dt:
05/05/2009
Application #:
11408347
Filing Dt:
04/21/2006
Publication #:
Pub Dt:
10/25/2007
Title:
STRESSOR INTEGRATION AND METHOD THEREOF
2
Patent #:
Issue Dt:
02/17/2009
Application #:
11409790
Filing Dt:
04/24/2006
Publication #:
Pub Dt:
10/25/2007
Title:
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A LAYER FORMED USING AN INDUCTIVELY COUPLED PLASMA
3
Patent #:
Issue Dt:
12/08/2009
Application #:
11410218
Filing Dt:
04/24/2006
Publication #:
Pub Dt:
10/25/2007
Title:
SELECTIVE BIT ERROR DETECTION AT A BUS DEVICE
4
Patent #:
Issue Dt:
07/20/2010
Application #:
11410584
Filing Dt:
04/25/2006
Publication #:
Pub Dt:
10/25/2007
Title:
NON-VOLATILE MEMORY CELL
5
Patent #:
Issue Dt:
07/15/2008
Application #:
11413422
Filing Dt:
04/28/2006
Publication #:
Pub Dt:
11/01/2007
Title:
PROCESSOR AND METHOD FOR ALTERING ADDRESS TRANSLATION
6
Patent #:
Issue Dt:
12/27/2011
Application #:
11413533
Filing Dt:
04/28/2006
Publication #:
Pub Dt:
11/01/2007
Title:
BROADCAST HANDOFF BETWEEN COMMUNICATION NETWORKS
7
Patent #:
Issue Dt:
06/10/2008
Application #:
11414440
Filing Dt:
04/28/2006
Publication #:
Pub Dt:
11/01/2007
Title:
METHOD OF FORMING STACKABLE PACKAGE
8
Patent #:
Issue Dt:
11/25/2008
Application #:
11416273
Filing Dt:
05/02/2006
Publication #:
Pub Dt:
11/08/2007
Title:
REFERENCE CIRCUIT AND METHOD FOR GENERATING A REFERENCE SIGNAL FROM A REFERENCE CIRCUIT
9
Patent #:
Issue Dt:
11/23/2010
Application #:
11416436
Filing Dt:
05/02/2006
Publication #:
Pub Dt:
11/08/2007
Title:
ELECTRONIC DEVICE INCLUDING SEMICONDUCTOR FINS AND A PROCESS FOR FORMING THE ELECTRONIC DEVICE
10
Patent #:
Issue Dt:
11/09/2010
Application #:
11419304
Filing Dt:
05/19/2006
Publication #:
Pub Dt:
11/22/2007
Title:
SEMICONDUCTOR STRUCTURE PATTERN FORMATION
11
Patent #:
Issue Dt:
11/10/2009
Application #:
11419798
Filing Dt:
05/23/2006
Publication #:
Pub Dt:
11/29/2007
Title:
CONTACT SURROUNDED BY PASSIVATION AND POLYMIDE AND METHOD THEREFOR
12
Patent #:
Issue Dt:
08/25/2009
Application #:
11420095
Filing Dt:
05/24/2006
Publication #:
Pub Dt:
11/29/2007
Title:
MULTI-LEVEL VOLTAGE ADJUSTMENT
13
Patent #:
Issue Dt:
06/22/2010
Application #:
11420551
Filing Dt:
05/26/2006
Publication #:
Pub Dt:
11/29/2007
Title:
METHOD OF STIMULATING DIE CIRCUITRY AND STRUCTURE THEREFOR
14
Patent #:
Issue Dt:
05/06/2008
Application #:
11420558
Filing Dt:
05/26/2006
Publication #:
Pub Dt:
12/06/2007
Title:
NONVOLATILE MEMORY HAVING LATCHING SENSE AMPLIFIER AND METHOD OF OPERATION
15
Patent #:
Issue Dt:
10/09/2007
Application #:
11420559
Filing Dt:
05/26/2006
Title:
CHARGE PUMP SYSTEM WITH REDUCED RIPPLE AND METHOD THEREFOR
16
Patent #:
Issue Dt:
12/23/2008
Application #:
11420849
Filing Dt:
05/30/2006
Publication #:
Pub Dt:
12/06/2007
Title:
ENGINEERING STRAIN IN THICK STRAINED-SOI SUBSTRATES
17
Patent #:
Issue Dt:
10/12/2010
Application #:
11421009
Filing Dt:
05/30/2006
Publication #:
Pub Dt:
12/06/2007
Title:
METHOD FOR FORMING A SEMICONDUCTOR STRUCTURE HAVING A STRAINED SILICON LAYER
18
Patent #:
Issue Dt:
06/10/2008
Application #:
11423240
Filing Dt:
06/09/2006
Publication #:
Pub Dt:
01/03/2008
Title:
PRIMITIVE CELL METHOD FOR FRONT END PHYSICAL DESIGN
19
Patent #:
Issue Dt:
07/26/2011
Application #:
11423760
Filing Dt:
06/13/2006
Publication #:
Pub Dt:
12/13/2007
Title:
METHOD OF POLISHING A LAYER USING A POLISHING PAD
20
Patent #:
Issue Dt:
01/20/2009
Application #:
11424132
Filing Dt:
06/14/2006
Publication #:
Pub Dt:
05/29/2008
Title:
LOW VOLTAGE CIRCUIT WITH VARIABLE SUBSTRATE BIAS
21
Patent #:
Issue Dt:
11/13/2012
Application #:
11424183
Filing Dt:
06/14/2006
Publication #:
Pub Dt:
10/05/2006
Title:
HEATSINK MOLDLOCKS
22
Patent #:
Issue Dt:
02/01/2011
Application #:
11424767
Filing Dt:
06/16/2006
Publication #:
Pub Dt:
01/03/2008
Title:
SYSTEM AND METHOD FOR SHARING RESET AND BACKGROUND COMMUNICATION ON A SINGLE MCU PIN
23
Patent #:
Issue Dt:
11/06/2007
Application #:
11427610
Filing Dt:
06/29/2006
Title:
INTEGRATED CIRCUIT HAVING A MEMORY WITH LOW VOLTAGE READ/WRITE OPERATION
24
Patent #:
Issue Dt:
12/08/2009
Application #:
11428038
Filing Dt:
06/30/2006
Publication #:
Pub Dt:
01/03/2008
Title:
METHOD FOR FORMING A SEMICONDUCTOR DEVICE AND STRUCTURE THEREOF
25
Patent #:
Issue Dt:
10/21/2008
Application #:
11433998
Filing Dt:
05/15/2006
Publication #:
Pub Dt:
11/15/2007
Title:
MEMORY WITH LEVEL SHIFTING WORD LINE DRIVER AND METHOD THEREOF
26
Patent #:
Issue Dt:
03/05/2013
Application #:
11435917
Filing Dt:
05/17/2006
Publication #:
Pub Dt:
11/22/2007
Title:
Delay configurable device and methods thereof
27
Patent #:
Issue Dt:
03/09/2010
Application #:
11435942
Filing Dt:
05/17/2006
Publication #:
Pub Dt:
12/06/2007
Title:
LOW VOLTAGE MEMORY DEVICE AND METHOD THEREOF
28
Patent #:
Issue Dt:
01/19/2010
Application #:
11435944
Filing Dt:
05/17/2006
Publication #:
Pub Dt:
02/21/2008
Title:
BIT CELL REFERENCE DEVICE AND METHODS THEREOF
29
Patent #:
Issue Dt:
08/17/2010
Application #:
11436234
Filing Dt:
05/18/2006
Publication #:
Pub Dt:
11/22/2007
Title:
HARDWARE MONITOR OF LIN TIME BUDGET
30
Patent #:
Issue Dt:
10/21/2008
Application #:
11438890
Filing Dt:
05/23/2006
Publication #:
Pub Dt:
12/06/2007
Title:
CONTENTION-FREE HIERARCHICAL BIT LINE IN EMBEDDED MEMORY AND METHOD THEREOF
31
Patent #:
Issue Dt:
01/19/2010
Application #:
11441367
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
11/29/2007
Title:
MODEL CORRESPONDENCE METHOD AND DEVICE
32
Patent #:
NONE
Issue Dt:
Application #:
11441869
Filing Dt:
05/26/2006
Publication #:
Pub Dt:
11/29/2007
Title:
Method of increasing coding efficiency and reducing power consumption by on-line scene change detection while encoding inter-frame
33
Patent #:
Issue Dt:
01/12/2010
Application #:
11442196
Filing Dt:
05/26/2006
Publication #:
Pub Dt:
11/29/2007
Title:
METHOD AND DEVICE FOR TESTING DELAY PATHS OF AN INTEGRATED CIRCUIT
34
Patent #:
Issue Dt:
05/15/2007
Application #:
11444087
Filing Dt:
05/31/2006
Title:
SYSTEM AND METHOD FOR REDUCING CURRENT IN A DEVICE DURING TESTING
35
Patent #:
Issue Dt:
10/02/2007
Application #:
11445657
Filing Dt:
06/02/2006
Title:
DIE LEVEL METAL DENSITY GRADIENT FOR IMPROVED FLIP CHIP PACKAGE RELIABILITY
36
Patent #:
Issue Dt:
10/01/2013
Application #:
11445981
Filing Dt:
05/31/2006
Publication #:
Pub Dt:
12/20/2007
Title:
SYSTEM AND METHOD FOR POLAR MODULATION USING POWER AMPLIFIER BIAS CONTROL
37
Patent #:
Issue Dt:
10/06/2009
Application #:
11448225
Filing Dt:
06/07/2006
Publication #:
Pub Dt:
12/13/2007
Title:
IN-CIRCUIT VT DISTRIBUTION BIT COUNTER FOR NON-VOLATILE MEMORY DEVICES
38
Patent #:
Issue Dt:
01/24/2012
Application #:
11448447
Filing Dt:
06/06/2006
Title:
DYNAMICALLY CHANGING MEDIA COMPRESSION FORMAT IN COMPRESSED DOMAIN
39
Patent #:
Issue Dt:
02/22/2011
Application #:
11450070
Filing Dt:
06/09/2006
Publication #:
Pub Dt:
12/13/2007
Title:
METHODS AND APPARATUS FOR A SEMICONDUCTOR DEVICE PACKAGE WITH IMPROVED THERMAL PERFORMANCE
40
Patent #:
Issue Dt:
07/29/2008
Application #:
11450667
Filing Dt:
06/09/2006
Publication #:
Pub Dt:
12/13/2007
Title:
METHODS AND APPARATUS FOR THERMAL MANAGEMENT IN A MULTI-LAYER EMBEDDED CHIP STRUCTURE
41
Patent #:
Issue Dt:
09/02/2008
Application #:
11453324
Filing Dt:
06/14/2006
Publication #:
Pub Dt:
12/20/2007
Title:
LOW PIN COUNT RESET CONFIGURATION
42
Patent #:
Issue Dt:
05/25/2010
Application #:
11453763
Filing Dt:
06/14/2006
Publication #:
Pub Dt:
12/20/2007
Title:
MICROELECTRONIC ASSEMBLY WITH BACK SIDE METALLIZATION AND METHOD FOR FORMING THE SAME
43
Patent #:
Issue Dt:
11/03/2009
Application #:
11454403
Filing Dt:
06/15/2006
Publication #:
Pub Dt:
12/20/2007
Title:
METHOD OF FORMING A BIPOLAR TRANSISTOR AND SEMICONDUCTOR COMPONENT THEREOF
44
Patent #:
Issue Dt:
10/28/2008
Application #:
11454654
Filing Dt:
06/15/2006
Publication #:
Pub Dt:
12/20/2007
Title:
METHOD OF MANUFACTURING A BIPOLAR TRANSISTOR AND BIPOLAR TRANSISTOR THEREOF
45
Patent #:
Issue Dt:
12/29/2009
Application #:
11455025
Filing Dt:
06/15/2006
Publication #:
Pub Dt:
12/20/2007
Title:
INTEGRATED CMOS AND BIPOLAR DEVICES METHOD AND STRUCTURE
46
Patent #:
Issue Dt:
01/26/2010
Application #:
11457380
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
01/17/2008
Title:
A DIRECT DIGITAL SYNTHESIS CIRCUIT
47
Patent #:
Issue Dt:
08/12/2008
Application #:
11457580
Filing Dt:
07/14/2006
Publication #:
Pub Dt:
01/31/2008
Title:
COIL-LESS OVERTONE CRYSTAL OSCILLATOR
48
Patent #:
Issue Dt:
06/16/2009
Application #:
11457668
Filing Dt:
07/14/2006
Publication #:
Pub Dt:
01/17/2008
Title:
DATA LATCH WITH MINIMAL SETUP TIME AND LAUNCH DELAY
49
Patent #:
Issue Dt:
06/09/2009
Application #:
11459170
Filing Dt:
07/21/2006
Publication #:
Pub Dt:
01/24/2008
Title:
MEMORY PIPELINING IN AN INTEGRATED CIRCUIT MEMORY DEVICE USING SHARED WORDLINES
50
Patent #:
Issue Dt:
12/01/2009
Application #:
11460086
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
02/28/2008
Title:
PIPELINED DATA PROCESSOR WITH DETERMINISTIC SIGNATURE GENERATION
51
Patent #:
Issue Dt:
10/26/2010
Application #:
11460090
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
05/29/2008
Title:
DATA PROCESSING WITH RECONFIGURABLE REGISTERS
52
Patent #:
Issue Dt:
10/07/2008
Application #:
11460349
Filing Dt:
07/27/2006
Publication #:
Pub Dt:
01/31/2008
Title:
VOLTAGE CONTROL CIRCUIT HAVING A POWER SWITCH
53
Patent #:
Issue Dt:
11/17/2009
Application #:
11460732
Filing Dt:
07/28/2006
Publication #:
Pub Dt:
01/31/2008
Title:
CURRENT COMPARISON BASED VOLTAGE BIAS GENERATOR FOR ELECTRONIC DATA STORAGE DEVICES
54
Patent #:
Issue Dt:
12/30/2008
Application #:
11460745
Filing Dt:
07/28/2006
Publication #:
Pub Dt:
01/31/2008
Title:
MEMORY CIRCUIT USING A REFERENCE FOR SENSING
55
Patent #:
Issue Dt:
01/20/2009
Application #:
11460748
Filing Dt:
07/28/2006
Publication #:
Pub Dt:
01/31/2008
Title:
TRANSFER OF STRESS TO A LAYER
56
Patent #:
Issue Dt:
09/21/2010
Application #:
11460782
Filing Dt:
07/28/2006
Publication #:
Pub Dt:
01/31/2008
Title:
TRANSISTOR WITH ASYMMETRY FOR DATA STORAGE CIRCUITRY
57
Patent #:
Issue Dt:
06/29/2010
Application #:
11461048
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
01/31/2008
Title:
BUS HAVING A DYNAMIC TIMING BRIDGE
58
Patent #:
Issue Dt:
06/24/2008
Application #:
11461120
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
02/21/2008
Title:
OSCILLATOR WITH STACKED AMPLIFIER
59
Patent #:
Issue Dt:
11/06/2007
Application #:
11461200
Filing Dt:
07/31/2006
Title:
SRAM HAVING VARIABLE POWER SUPPLY AND METHOD THEREFOR
60
Patent #:
Issue Dt:
02/23/2010
Application #:
11464124
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
02/14/2008
Title:
MEMORY HAVING SENSE TIME OF VARIABLE DURATION
61
Patent #:
Issue Dt:
07/21/2009
Application #:
11464129
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
02/14/2008
Title:
DOUBLE-RATE MEMORY
62
Patent #:
Issue Dt:
10/07/2008
Application #:
11465843
Filing Dt:
08/21/2006
Publication #:
Pub Dt:
07/12/2007
Title:
ARRANGEMENT AND METHOD IMPEDANCE MATCHING
63
Patent #:
Issue Dt:
08/17/2010
Application #:
11465976
Filing Dt:
08/21/2006
Publication #:
Pub Dt:
02/21/2008
Title:
POWER DE-RATING REDUCTION IN A TRANSMITTER
64
Patent #:
Issue Dt:
08/12/2008
Application #:
11467791
Filing Dt:
08/28/2006
Publication #:
Pub Dt:
03/20/2008
Title:
OVERTONE CRYSTAL OSCILLATOR AUTOMATIC CALIBRATION SYSTEM
65
Patent #:
Issue Dt:
05/29/2012
Application #:
11467988
Filing Dt:
08/29/2006
Publication #:
Pub Dt:
05/29/2008
Title:
METHOD AND APPARATUS FOR LOADING OR STORING MULTIPLE REGISTERS IN A DATA PROCESSING SYSTEM
66
Patent #:
Issue Dt:
04/21/2009
Application #:
11468458
Filing Dt:
08/30/2006
Publication #:
Pub Dt:
04/03/2008
Title:
MINIMUM MEMORY OPERATING VOLTAGE TECHNIQUE
67
Patent #:
Issue Dt:
10/28/2008
Application #:
11468815
Filing Dt:
08/31/2006
Publication #:
Pub Dt:
03/06/2008
Title:
LEVEL SHIFTING CIRCUIT
68
Patent #:
Issue Dt:
06/30/2009
Application #:
11469158
Filing Dt:
08/31/2006
Publication #:
Pub Dt:
03/06/2008
Title:
METHOD OF FORMING CRACK ARREST FEATURES IN EMBEDDED DEVICE BUILD-UP PACKAGE AND PACKAGE THEREOF
69
Patent #:
Issue Dt:
10/25/2011
Application #:
11470721
Filing Dt:
09/07/2006
Publication #:
Pub Dt:
04/12/2007
Title:
MULTI-THREADED PROCESSOR ARCHITECTURE
70
Patent #:
Issue Dt:
10/07/2008
Application #:
11470728
Filing Dt:
09/07/2006
Publication #:
Pub Dt:
03/15/2007
Title:
COMPUTER PROCESSOR CAPABLE OF RESPONDING WITH COMPARABLE EFFICIENCY TO BOTH SOFTWARE-STATE-INDEPENDENT AND STATE-DEPENDENT EVENTS
71
Patent #:
Issue Dt:
04/15/2008
Application #:
11476386
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
12/28/2006
Title:
METHOD AND SYSTEM FOR REDUCING DELAY NOISE IN AN INTEGRATED CIRCUIT
72
Patent #:
Issue Dt:
11/25/2008
Application #:
11476387
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
01/03/2008
Title:
STACKED LOOP ANTENNA
73
Patent #:
Issue Dt:
05/25/2010
Application #:
11476966
Filing Dt:
06/27/2006
Publication #:
Pub Dt:
12/27/2007
Title:
SYSTEM AND METHOD FOR EVM SELF-TEST
74
Patent #:
Issue Dt:
11/12/2013
Application #:
11486190
Filing Dt:
07/12/2006
Title:
Manipulation of media streams in the compressed domain
75
Patent #:
Issue Dt:
09/23/2008
Application #:
11487863
Filing Dt:
07/17/2006
Publication #:
Pub Dt:
01/17/2008
Title:
CONCURRENT PROGRAMMING AND PROGRAM VERIFICATION OF FLOATING GATE TRANSISTOR
76
Patent #:
Issue Dt:
03/22/2011
Application #:
11489793
Filing Dt:
07/19/2006
Publication #:
Pub Dt:
05/29/2008
Title:
MULTI-GATE SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE SAME
77
Patent #:
Issue Dt:
06/17/2008
Application #:
11490439
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
01/25/2007
Title:
PVT VARIATION DETECTION AND COMPENSATION CIRCUIT
78
Patent #:
Issue Dt:
08/28/2007
Application #:
11493424
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
02/01/2007
Title:
METHOD FOR TESTING INTEGRATED CIRCUIT, AND WAFER
79
Patent #:
Issue Dt:
10/16/2007
Application #:
11493686
Filing Dt:
07/25/2006
Publication #:
Pub Dt:
12/14/2006
Title:
APPARATUS FOR CURRENT SENSING
80
Patent #:
Issue Dt:
07/07/2009
Application #:
11496106
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
01/31/2008
Title:
METHOD FOR FORMING VERTICAL STRUCTURES IN A SEMICONDUCTOR DEVICE
81
Patent #:
Issue Dt:
08/25/2009
Application #:
11496359
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
03/13/2008
Title:
TEMPERATURE SENSOR DEVICE AND METHODS THEREOF
82
Patent #:
Issue Dt:
10/12/2010
Application #:
11501096
Filing Dt:
08/07/2006
Publication #:
Pub Dt:
02/07/2008
Title:
ELECTRONIC DEVICE INCLUDING A CONDUCTIVE STUD OVER A BONDING PAD REGION
83
Patent #:
Issue Dt:
06/23/2009
Application #:
11502679
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
02/14/2008
Title:
INTERCONNECT FOR IMPROVED DIE TO SUBSTRATE ELECTRICAL COUPLING
84
Patent #:
Issue Dt:
01/27/2009
Application #:
11503649
Filing Dt:
08/14/2006
Publication #:
Pub Dt:
03/01/2007
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT
85
Patent #:
Issue Dt:
04/15/2008
Application #:
11503650
Filing Dt:
08/14/2006
Publication #:
Pub Dt:
03/01/2007
Title:
DISCHARGE DEVICE AND DC POWER SUPPLY SYSTEM
86
Patent #:
Issue Dt:
09/29/2009
Application #:
11508610
Filing Dt:
08/22/2006
Publication #:
Pub Dt:
02/28/2008
Title:
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A BARRIER LAYER
87
Patent #:
Issue Dt:
03/04/2008
Application #:
11508617
Filing Dt:
08/23/2006
Publication #:
Pub Dt:
03/08/2007
Title:
DEGLITCH CIRCUIT
88
Patent #:
Issue Dt:
09/02/2008
Application #:
11508618
Filing Dt:
08/23/2006
Publication #:
Pub Dt:
03/01/2007
Title:
POWER SUPPLY CIRCUIT
89
Patent #:
Issue Dt:
04/27/2010
Application #:
11510401
Filing Dt:
08/25/2006
Publication #:
Pub Dt:
02/28/2008
Title:
METHOD FOR FORMING AN INDEPENDENT BOTTOM GATE CONNECTION FOR BURIED INTERCONNECTION INCLUDING BOTTOM GATE OF A PLANAR DOUBLE GATE MOSFET
90
Patent #:
Issue Dt:
10/06/2009
Application #:
11510547
Filing Dt:
08/25/2006
Publication #:
Pub Dt:
02/28/2008
Title:
SUPERJUNCTION TRENCH DEVICE AND METHOD
91
Patent #:
Issue Dt:
09/22/2009
Application #:
11510552
Filing Dt:
08/25/2006
Publication #:
Pub Dt:
02/28/2008
Title:
TRENCH POWER DEVICE AND METHOD
92
Patent #:
Issue Dt:
02/15/2011
Application #:
11512483
Filing Dt:
08/30/2006
Publication #:
Pub Dt:
05/29/2008
Title:
MULTIPLE SENSOR THERMAL MANAGEMENT FOR ELECTRONIC DEVICES
93
Patent #:
Issue Dt:
09/15/2009
Application #:
11513638
Filing Dt:
08/31/2006
Publication #:
Pub Dt:
03/13/2008
Title:
DISTRIBUTED ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT WITH VARYING CLAMP SIZE
94
Patent #:
Issue Dt:
05/05/2009
Application #:
11524655
Filing Dt:
09/21/2006
Publication #:
Pub Dt:
12/13/2007
Title:
METHODS AND APPARATUS FOR SIMULATING DISTRIBUTED EFFECTS
95
Patent #:
Issue Dt:
10/16/2012
Application #:
11530051
Filing Dt:
09/08/2006
Publication #:
Pub Dt:
05/29/2008
Title:
TRACE BUFFER WITH A PROCESSOR
96
Patent #:
Issue Dt:
05/15/2012
Application #:
11530058
Filing Dt:
09/08/2006
Publication #:
Pub Dt:
04/05/2007
Title:
METHOD FOR FABRICATING DUAL-METAL GATE DEVICE
97
Patent #:
Issue Dt:
04/15/2008
Application #:
11530181
Filing Dt:
09/08/2006
Publication #:
Pub Dt:
03/13/2008
Title:
INPUT CIRCUIT FOR RECEIVING A VARIABLE VOLTAGE INPUT SIGNAL AND METHOD
98
Patent #:
Issue Dt:
06/30/2009
Application #:
11534715
Filing Dt:
09/25/2006
Publication #:
Pub Dt:
03/27/2008
Title:
CIRCUIT FOR STORING INFORMATION IN AN INTEGRATED CIRCUIT AND METHOD THEREFOR
99
Patent #:
Issue Dt:
09/20/2011
Application #:
11537948
Filing Dt:
10/02/2006
Publication #:
Pub Dt:
04/03/2008
Title:
FEEDBACK REDUCTION FOR MIMO PRECODED SYSTEM BY EXPLOITING CHANNEL CORRELATION
100
Patent #:
Issue Dt:
10/07/2008
Application #:
11538295
Filing Dt:
10/03/2006
Publication #:
Pub Dt:
04/12/2007
Title:
SEQUENCE-INDEPENDENT POWER-ON RESET FOR MULTI-VOLTAGE CIRCUITS
Assignor
1
Exec Dt:
05/25/2016
Assignee
1
1300 THAMES STREET, 4TH FLOOR
THAMES STREET WHARF
BALTIMORE, MARYLAND 21231
Correspondence name and address
DARLENA BARI STARK
1025 VERMONT AVE NW, SUITE 1130
NATIONAL CORPORATE RESEARCH, LTD.
WASHINGTON, DC 20005

Search Results as of: 06/18/2024 02:06 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT