|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
13797185
|
Filing Dt:
|
03/12/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
MEMORY CELLS, METHODS OF FABRICATION, SEMICONDUCTOR DEVICE STRUCTURES, AND MEMORY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13799084
|
Filing Dt:
|
03/13/2013
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
MEMORY WITH ISOLATION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13799312
|
Filing Dt:
|
03/13/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
METHODS AND APPARATUSES FOR CONTROLLING MEMORY WRITE SEQUENCES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
13800622
|
Filing Dt:
|
03/13/2013
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
Title:
|
METHODS AND APPARATUSES HAVING A VOLTAGE GENERATOR WITH AN ADJUSTABLE VOLTAGE DROP FOR REPRESENTING A VOLTAGE DROP OF A MEMORY CELL AND/OR A CURRENT MIRROR CIRCUIT AND REPLICA CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
13801447
|
Filing Dt:
|
03/13/2013
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
Title:
|
METHODS AND SYSTEMS FOR DEVICES WITH SELF-SELECTING BUS DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13804071
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
COOPERATIVE MEMORY ERROR DETECTION AND REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
13804461
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CONTROLLING DATA TIMING IN A MULTI-MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
13826723
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
SERIAL PERIPHERAL INTERFACE AND METHODS OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13827135
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
Title:
|
MEMORY CELL OPERATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13829754
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
CHALCOGENIDE MATERIAL AND METHODS FOR FORMING AND OPERATING DEVICES INCORPORATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
13829893
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
PHOTONICS GRATING COUPLER AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13834247
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
USB DEVICE COMMUNICATION APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
13834362
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
12/12/2013
| | | | |
Title:
|
SYSTEMS AND METHODS FOR SELECTIVELY CONTROLLING MULTITHREADED EXECUTION OF EXECUTABLE CODE SEGMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13834412
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
08/08/2013
| | | | |
Title:
|
NON-VOLATILE MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13835551
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
Methods of Fabricating Integrated Structures, and Methods of Forming Vertically-Stacked Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13835552
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
MEMORY CELL ARRAY WITH SEMICONDUCTOR SELECTION DEVICE FOR MULTIPLE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
13837345
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
APPARATUSES AND METHODS FOR MEMORY TESTING AND REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
13837911
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
MEMORY CELLS, MEMORY SYSTEMS, AND MEMORY PROGRAMMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
13838296
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
APPARATUSES AND METHODS FOR VARIABLE LATENCY MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
13838297
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
FLOATING GATE MEMORY CELLS IN VERTICAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
13838579
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
CELL PILLAR STRUCTURES AND INTEGRATED FLOWS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
13838637
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
OVERFLOW DETECTION AND CORRECTION IN STATE MACHINE ENGINES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13839996
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
INPUT BUFFER APPARATUSES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13840683
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
METHODS OF FORMING DOPED ELEMENTS OF SEMICONDUCTOR DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
13840929
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
APPARATUSES AND METHODS FOR MEMORY OPERATIONS HAVING VARIABLE LATENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13841181
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
CROSS-POINT MEMORY CELLS, NON-VOLATILE MEMORY ARRAYS, METHODS OF READING A MEMORY CELL, METHODS OF PROGRAMMING A MEMORY CELL, METHODS OF WRITING TO AND READING FROM A MEMORY CELL, AND COMPUTER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2018
|
Application #:
|
13842984
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
APPARATUS AND METHODS FOR A DISTRIBUTED MEMORY SYSTEM INCLUDING MEMORY NODES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
13843209
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
APPARATUSES AND METHODS FOR IMPROVING RETENTION PERFORMANCE OF HIERARCHICAL DIGIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13845686
|
Filing Dt:
|
03/18/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING PACKAGED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
13845953
|
Filing Dt:
|
03/18/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
STACKED MICROFEATURE DEVICES AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
13846452
|
Filing Dt:
|
03/18/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
MEMORY BANK SIGNAL COUPLING BUFFER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
13846538
|
Filing Dt:
|
03/18/2013
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
ERROR CORRECTION CODE FOR UNIDIRECTIONAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13847176
|
Filing Dt:
|
03/19/2013
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
PHASE INTERPOLATORS AND PUSH-PULL BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13847189
|
Filing Dt:
|
03/19/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUCING PIN-COUNT OF MEMORY DEVICES, AND MEMORY DEVICE TESTERS FOR SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
13848703
|
Filing Dt:
|
03/21/2013
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
ADVANCED MEMORY INTERFACES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13848914
|
Filing Dt:
|
03/22/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES AND PRINTED CIRCUIT BOARDS COMPRISING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13849586
|
Filing Dt:
|
03/25/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
VOLTAGE SWITCHING IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13849970
|
Filing Dt:
|
03/25/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
HAFNIUM TANTALUM TITANIUM OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
13850012
|
Filing Dt:
|
03/25/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
SELF-CALIBRATING CONTINUOUS-TIME EQUALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13850043
|
Filing Dt:
|
03/25/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
MEMORY DEVICES HAVING SELECT GATES WITH P TYPE BODIES, MEMORY STRINGS HAVING SEPARATE SOURCE LINES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13850348
|
Filing Dt:
|
03/26/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
ARRAYS OF VERTICALLY STACKED TIERS OF NON-VOLATILE CROSS POINT MEMORY CELLS AND METHODS OF READING A DATA VALUE STORED BY AN ARRAY OF VERTICALLY STACKED TIERS OF NON-VOLATILE CROSS POINT MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13850502
|
Filing Dt:
|
03/26/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
MEMORIES AND METHODS FOR REPAIR IN OPEN DIGIT MEMORY ARCHITECTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13850803
|
Filing Dt:
|
03/26/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
DISABLING ELECTRICAL CONNECTIONS USING PASS-THROUGH 3D INTERCONNECTS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13850840
|
Filing Dt:
|
03/26/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
SEMICONDUCTOR WITH THROUGH-SUBSTRATE INTERCONNECT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13851788
|
Filing Dt:
|
03/27/2013
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND PACKAGES INCLUDING CONDUCTIVE UNDERFILL MATERIAL AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13852275
|
Filing Dt:
|
03/28/2013
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
METHOD OF FORMING PITCH MULTIPLIED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13852599
|
Filing Dt:
|
03/28/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
APPARATUS CONFIGURED TO PROGRAM A MEMORY CELL TO A TARGET THRESHOLD VOLTAGE REPRESENTING A DATA PATTERN OF MORE THAN ONE BIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13853790
|
Filing Dt:
|
03/29/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
HARDWIRED REMAPPED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13854549
|
Filing Dt:
|
04/01/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
AUTOMATIC SELECTIVE SLOW PROGRAM CONVERGENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2018
|
Application #:
|
13855208
|
Filing Dt:
|
04/02/2013
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
METHOD OF STORING AND RETRIEVING INFORMATION FOR A RESISTIVE RANDOM ACCESS MEMORY (RRAM) WITH MULTI-MEMORY CELLS PER BIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13855354
|
Filing Dt:
|
04/02/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
VERTICALLY BASE-CONNECTED BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13855451
|
Filing Dt:
|
04/02/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
MEMORY SYSTEM CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13855534
|
Filing Dt:
|
04/02/2013
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
MEMORY SYSTEM AND METHOD USING ECC WITH FLAG BIT TO IDENTIFY MODIFIED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13855553
|
Filing Dt:
|
04/02/2013
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONTROLLING TIMING OF OUTPUT SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13856561
|
Filing Dt:
|
04/04/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
Memory Cell Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13857855
|
Filing Dt:
|
04/05/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
Memory Arrays and Methods of Forming Electrical Contacts
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13857943
|
Filing Dt:
|
04/05/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
METADATA STORAGE ASSOCIATED WITH WEAR-LEVEL OPERATION REQUESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
13858141
|
Filing Dt:
|
04/08/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
MEMCAPACITOR DEVICES, FIELD EFFECT TRANSISTOR DEVICES, AND, NON-VOLATILE MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13858644
|
Filing Dt:
|
04/08/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
METHOD AND SYSTEM FOR BINDING HALIDE-BASED CONTAMINANTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13858800
|
Filing Dt:
|
04/08/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
Semiconductor Processing Methods
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
13859445
|
Filing Dt:
|
04/09/2013
|
Publication #:
|
|
Pub Dt:
|
12/19/2013
| | | | |
Title:
|
STRIPE-BASED NON-VOLATILE MULTILEVEL MEMORY OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13859502
|
Filing Dt:
|
04/09/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
MEMORY ADDRESS TRANSLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13860161
|
Filing Dt:
|
04/10/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
MEMORY DIES, STACKED MEMORIES, MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13860427
|
Filing Dt:
|
04/10/2013
|
Publication #:
|
|
Pub Dt:
|
10/16/2014
| | | | |
Title:
|
Semiconductor Constructions
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13861082
|
Filing Dt:
|
04/11/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
Method of Forming a Field Effect Transistor Having Source/Drain Material Over Insulative Material
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13861580
|
Filing Dt:
|
04/12/2013
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
IMAGER DEVICE WITH ELECTRIC CONNECTIONS TO ELECTRICAL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13862999
|
Filing Dt:
|
04/15/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
NON-VOLATILE MEMORY APPARATUS AND METHODS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13863253
|
Filing Dt:
|
04/15/2013
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
FORMING HEATERS FOR PHASE CHANGE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
13863625
|
Filing Dt:
|
04/16/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
VERTICAL SOLID-STATE TRANSDUCERS HAVING BACKSIDE TERMINALS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13863707
|
Filing Dt:
|
04/16/2013
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
SEAMLESS COARSE AND FINE DELAY STRUCTURE FOR HIGH PERFORMANCE DLL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
13863916
|
Filing Dt:
|
04/16/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
ELECTROPLATING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
13864413
|
Filing Dt:
|
04/17/2013
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
MULTIPLE ENGINE SEQUENCER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
13864444
|
Filing Dt:
|
04/17/2013
|
Title:
|
SEARCHING USING MULTILEVEL CELLS AND PROGRAMMING MULTILEVEL CELLS FOR SEARCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
13864605
|
Filing Dt:
|
04/17/2013
|
Title:
|
USING DO NOT CARE DATA WITH FEATURE VECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13864659
|
Filing Dt:
|
04/17/2013
|
Title:
|
MEMORY DEVICES CONFIGURED TO APPLY DIFFERENT WEIGHTS TO DIFFERENT STRINGS OF MEMORY CELLS COUPLED TO A DATA LINE AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13864733
|
Filing Dt:
|
04/17/2013
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
SHARING SUPPORT CIRCUITRY IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13864794
|
Filing Dt:
|
04/17/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
MEMORY INCLUDING BLOCKING DIELECTRIC IN ETCH STOP TIER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13865006
|
Filing Dt:
|
04/17/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
MULTI-LEVEL SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13865117
|
Filing Dt:
|
04/17/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
Methods of Forming Field Effect Transistors on Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13865521
|
Filing Dt:
|
04/18/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
REDUNDANCY IN COLUMN PARALLEL OR ROW ARCHITECTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13866698
|
Filing Dt:
|
04/19/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
MEMORY DEVICES HAVING REDUCED INTERFERENCE BETWEEN FLOATING GATES AND METHODS OF FABRICATING SUCH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
13866712
|
Filing Dt:
|
04/19/2013
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
FLEXIBLE INPUT/OUTPUT TRANSCEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
13866713
|
Filing Dt:
|
04/19/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
ELECTRONIC DEVICE ASSEMBLIES INCLUDING CONDUCTIVE VIAS HAVING TWO OR MORE CONDUCTIVE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13867544
|
Filing Dt:
|
04/22/2013
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
DYNAMIC BURST LENGTH OUTPUT CONTROL IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
13867790
|
Filing Dt:
|
04/22/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
MEMORY DEVICES, TESTING SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13867897
|
Filing Dt:
|
04/22/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
Operating Memory with Specified Cache Address
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13868452
|
Filing Dt:
|
04/23/2013
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMAGE NOISE REDUCTION USING NOISE MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
13868548
|
Filing Dt:
|
04/23/2013
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
SEQUENTIAL MEMORY OPERATION WITHOUT DEACTIVATING ACCESS LINE SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13868646
|
Filing Dt:
|
04/23/2013
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
BOOT PARTITIONS IN MEMORY DEVICES AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13868886
|
Filing Dt:
|
04/23/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
RAPID THERMAL PROCESSING SYSTEMS AND METHODS FOR TREATING MICROELECTRONIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13869112
|
Filing Dt:
|
04/24/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
METHODS OF FORMING A VERTICAL TRANSISTOR AND AT LEAST A CONDUCTIVE LINE ELECTRICALLY COUPLED THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13869512
|
Filing Dt:
|
04/24/2013
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
RESISTANCE VARIABLE MEMORY SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13869538
|
Filing Dt:
|
04/24/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING COMBINED SPACER AND OPTICAL LENS ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
13869571
|
Filing Dt:
|
04/24/2013
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
RESISTANCE VARIABLE MEMORY SENSING USING PROGRAMMING SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13869581
|
Filing Dt:
|
04/24/2013
|
Title:
|
APPARATUSES, METHODS, AND CIRCUITS INCLUDING A DELAY CIRCUIT HAVING A DELAY THAT IS ADJUSTABLE DURING OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13869710
|
Filing Dt:
|
04/24/2013
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
INHIBITING PILLARS IN 3D MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13869853
|
Filing Dt:
|
04/24/2013
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
Title:
|
MULTI-PRIORITY ENCODER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
13870434
|
Filing Dt:
|
04/25/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
VIA FORMATION FOR CROSS-POINT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13870740
|
Filing Dt:
|
04/25/2013
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES HAVING SIDE REFLECTIVITY AND ASSOCIATED METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13871484
|
Filing Dt:
|
04/26/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
INTERCONNECT STRUCTURES FOR STACKED DIES, INCLUDING PENETRATING STRUCTURES FOR THROUGH-SILICON VIAS, AND ASSOCIATED SYSTEMS AND METHODS
|
|