|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14246925
|
Filing Dt:
|
04/07/2014
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
SYSTEM AND METHOD FOR DATA READ OF A SYNCHRONOUS SERIAL INTERFACE NAND
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2018
|
Application #:
|
14247129
|
Filing Dt:
|
04/07/2014
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR STORING AND WRITING MULTIPLE PARAMETER CODES FOR MEMORY OPERATING PARAMETERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14247783
|
Filing Dt:
|
04/08/2014
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
MULTI-PARTITIONING OF MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2018
|
Application #:
|
14247833
|
Filing Dt:
|
04/08/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MEMORY SYSTEM MANAGEMENT BASED ON INFORMATION OF A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14247968
|
Filing Dt:
|
04/08/2014
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
RECESSED ACCESS DEVICES AND GATE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14249183
|
Filing Dt:
|
04/09/2014
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
MEMORY CELLS, SEMICONDUCTOR STRUCTURES, SEMICONDUCTOR DEVICES, AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
14250106
|
Filing Dt:
|
04/10/2014
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
PERFORMING FORMING PROCESSES ON RESISTIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14250114
|
Filing Dt:
|
04/10/2014
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
Methods of Forming Repeating Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14250932
|
Filing Dt:
|
04/11/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
FIELD EMISSION DEVICES AND METHODS FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14251002
|
Filing Dt:
|
04/11/2014
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
APPARATUSES AND METHODS OF READING MEMORY CELLS BASED ON RESPONSE TO A TEST PULSE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14251421
|
Filing Dt:
|
04/11/2014
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
Memory Cells, Methods of Forming Memory Cells and Methods of Forming Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14252145
|
Filing Dt:
|
04/14/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
COMBINED CONDUCTIVE PLUG/CONDUCTIVE LINE MEMORY ARRAYS AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
14252542
|
Filing Dt:
|
04/14/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR COMPILING REGULAR EXPRESSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14252600
|
Filing Dt:
|
04/14/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
UNROLLING QUANTIFICATIONS TO CONTROL IN-DEGREE AND/OR OUT-DEGREE OF AUTOMATON
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14252623
|
Filing Dt:
|
04/14/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
CONCURRENT MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14253005
|
Filing Dt:
|
04/15/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
WET ETCHANTS INCLUDING AT LEAST ONE FLUOROSURFACTANT ETCH BLOCKER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14253501
|
Filing Dt:
|
04/15/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
OUTPUT SLEW RATE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
14253504
|
Filing Dt:
|
04/15/2014
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND METHODS OF MAKING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14253649
|
Filing Dt:
|
04/15/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
FORMING A MEMORY DEVICE USING SPUTTERING TO DEPOSIT SILVER-SELENIDE FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14253989
|
Filing Dt:
|
04/16/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
SWITCHING DEVICE STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14254173
|
Filing Dt:
|
04/16/2014
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING COMPENSATION FOR WAVELENGTH DRIFT IN PHOTONIC STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
14254327
|
Filing Dt:
|
04/16/2014
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
Methods Of Forming Ferroelectric Capacitors
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14254378
|
Filing Dt:
|
04/16/2014
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR IMPLEMENTING MASKED WRITE COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14254433
|
Filing Dt:
|
04/16/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
MEMORY DEVICE WORD LINE DRIVERS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14254434
|
Filing Dt:
|
04/16/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING INTEGRATED CIRCUIT HAVING REDISTRIBUTION LAYER WITH RECESSED CONNECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
14254720
|
Filing Dt:
|
04/16/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
Semiconductor Constructions, DRAM Arrays, and Methods of Forming Semiconductor Constructions
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14255064
|
Filing Dt:
|
04/17/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
DATA PROTECTION ACROSS MULTIPLE MEMORY BLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
14255283
|
Filing Dt:
|
04/17/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
ARRAYS OF VERTICALLY STACKED TIERS OF NON-VOLATILE CROSS POINT MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14255300
|
Filing Dt:
|
04/17/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
CAPACITOR FORMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14255510
|
Filing Dt:
|
04/17/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
FAILURE RECOVERY MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14255525
|
Filing Dt:
|
04/17/2014
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
LOGICAL ADDRESS TRANSLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14256634
|
Filing Dt:
|
04/18/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
SYSTEM AND METHOD FOR UPDATING READ-ONLY MEMORY IN SMART CARD MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14256655
|
Filing Dt:
|
04/18/2014
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
MEMORY CELLS, METHODS OF FABRICATION, AND SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14257114
|
Filing Dt:
|
04/21/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
SEMICONDUCTOR MODULE SYSTEM HAVING ENCAPSULATED THROUGH WIRE INTERCONNECT (TWI)
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14258317
|
Filing Dt:
|
04/22/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
CURRENT MODE SENSE AMPLIFIER WITH LOAD CIRCUIT FOR PERFORMANCE STABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
14258476
|
Filing Dt:
|
04/22/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
METHOD FOR PROVIDING ELECTRICAL CONNECTIONS TO SPACED CONDUCTIVE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2019
|
Application #:
|
14258522
|
Filing Dt:
|
04/22/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
CLOCK CIRCUITS AND APPARATUS CONTAINING SUCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2019
|
Application #:
|
14258875
|
Filing Dt:
|
04/22/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
SYSTEM IN PACKAGE (SIP) WITH DUAL LAMINATE INTERPOSERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
14258885
|
Filing Dt:
|
04/22/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
Methods of Processing Substrates and Methods of Forming Conductive Connections to Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14259313
|
Filing Dt:
|
04/23/2014
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
Semiconductor Constructions and Methods of Forming Semiconductor Constructions
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
14259376
|
Filing Dt:
|
04/23/2014
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
MEMORY CELLS AND METHODS OF FORMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
14259403
|
Filing Dt:
|
04/23/2014
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
DATA PATHS USING A FIRST SIGNAL TO CAPTURE DATA AND A SECOND SIGNAL TO OUTPUT DATA AND METHODS FOR PROVIDING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14259405
|
Filing Dt:
|
04/23/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
DETERMINING SOFT DATA FOR COMBINATIONS OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14259556
|
Filing Dt:
|
04/23/2014
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
METHODS OF FORMING A MEMORY CELL MATERIAL, AND RELATED METHODS OF FORMING A SEMICONDUCTOR DEVICE STRUCTURE, MEMORY CELL MATERIALS, AND SEMICONDUCTOR DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2018
|
Application #:
|
14260940
|
Filing Dt:
|
04/24/2014
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
Field Effect Transistor Constructions With Gate Insulator Having Local Regions Radially There-Through That Have Different Capacitance At Different Circumferential Locations Relative To A Channel Core Periphery
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14260977
|
Filing Dt:
|
04/24/2014
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
Ferroelectric Field Effect Transistors, Pluralities Of Ferroelectric Field Effect Transistors Arrayed In Row Lines And Column Lines, And Methods Of Forming A Plurality Of Ferroelectric Field Effect Transistors
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14261674
|
Filing Dt:
|
04/25/2014
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
MEMORY APPARATUS AND SYSTEM WITH SHARED WORDLINE DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
14261901
|
Filing Dt:
|
04/25/2014
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
OHMIC CONTACTS FOR SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
14261956
|
Filing Dt:
|
04/25/2014
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR MEMORY MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14262308
|
Filing Dt:
|
04/25/2014
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
DYNAMIC DATA CACHES, DECODERS AND DECODING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14262538
|
Filing Dt:
|
04/25/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES WITH CELLULAR ARRAYS AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14263037
|
Filing Dt:
|
04/28/2014
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
HOT MEMORY BLOCK TABLE IN A SOLID STATE STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14263321
|
Filing Dt:
|
04/28/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
OPTICAL INTERCONNECT IN HIGH-SPEED MEMORY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14263322
|
Filing Dt:
|
04/28/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
THREE-DIMENSIONAL STRUCTURED MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14263610
|
Filing Dt:
|
04/28/2014
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
FERROELECTRIC MEMORY AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14263736
|
Filing Dt:
|
04/28/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
SINGLE CHECK MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14263780
|
Filing Dt:
|
04/28/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
TECHNIQUES FOR FORMING A CONTACT TO A BURIED DIFFUSION LAYER IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14263825
|
Filing Dt:
|
04/28/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
ERROR RECOVERY STORAGE ALONG A MEMORY STRING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14264584
|
Filing Dt:
|
04/29/2014
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH SUPPORT MEMBERS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14264699
|
Filing Dt:
|
04/29/2014
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH DIE SUPPORT MEMBERS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14265168
|
Filing Dt:
|
04/29/2014
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
Methods of Forming Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14265609
|
Filing Dt:
|
04/30/2014
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS, SEMICONDUCTOR PROCESSING METHODS, METHODS OF FORMING CONTACT PADS, AND METHODS OF FORMING ELECTRICAL CONNECTIONS BETWEEN METAL-CONTAINING LAYERS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14265928
|
Filing Dt:
|
04/30/2014
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
METHOD OF FORMING A DRAM ARRAY OF DEVICES WITH VERTICALLY INTEGRATED RECESSED ACCESS DEVICE AND DIGITLINE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14266165
|
Filing Dt:
|
04/30/2014
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
APPARATUSES SUPPORTING MULTIPLE INTERFACE TYPES AND METHODS OF OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14266365
|
Filing Dt:
|
04/30/2014
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
PHASE CHANGE MEMORY STACK WITH TREATED SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14266415
|
Filing Dt:
|
04/30/2014
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
PHASE CHANGE MEMORY STACK WITH TREATED SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2019
|
Application #:
|
14266456
|
Filing Dt:
|
04/30/2014
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
PHASE CHANGE MEMORY STACK WITH TREATED SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
14268125
|
Filing Dt:
|
05/02/2014
|
Publication #:
|
|
Pub Dt:
|
10/16/2014
| | | | |
Title:
|
MEMORY CONTROLLERS, MEMORY SYSTEMS, SOLID STATE DRIVES AND METHODS FOR PROCESSING A NUMBER OF COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14268587
|
Filing Dt:
|
05/02/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
MEMORY ARRAYS AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14268649
|
Filing Dt:
|
05/02/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
THREE DIMENSIONAL MEMORY ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2019
|
Application #:
|
14269348
|
Filing Dt:
|
05/05/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
MICROELECTRONIC WORKPIECE PROCESSING SYSTEMS AND ASSOCIATED METHODS OF COLOR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14269349
|
Filing Dt:
|
05/05/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
VOLTAGE GENERATORS HAVING REDUCED OR ELIMINATED CROSS CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14269397
|
Filing Dt:
|
05/05/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
OBJECT ORIENTED MEMORY IN SOLID STATE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14269445
|
Filing Dt:
|
05/05/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
MEMORY ADDRESS TRANSLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
14269731
|
Filing Dt:
|
05/05/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
Apparatuses and Methods for Compensating for Power Supply Sensitivities of a Circuit in a Clock Path
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
14269853
|
Filing Dt:
|
05/05/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
PATTERN-RECOGNITION PROCESSOR WITH MATCHING-DATA REPORTING MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14269869
|
Filing Dt:
|
05/05/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
READ BIAS MANAGEMENT TO REDUCE READ ERRORS FOR PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14269873
|
Filing Dt:
|
05/05/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
MEMORY HAVING INTERNAL PROCESSORS AND METHODS OF CONTROLLING MEMORY ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
14269944
|
Filing Dt:
|
05/05/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
DRAM CELL DESIGN WITH FOLDED DIGITLINE SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
14269970
|
Filing Dt:
|
05/05/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
PINNING CONTENT IN NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
14270638
|
Filing Dt:
|
05/06/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
MEMORY DIES, STACKED MEMORIES, MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14270944
|
Filing Dt:
|
05/06/2014
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PERFORMING MULTIPLE MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14272015
|
Filing Dt:
|
05/07/2014
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR BI-DIRECTIONAL ACCESS OF CROSS-POINT ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14272928
|
Filing Dt:
|
05/08/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
PLASMA PROCESSING WITH PREIONIZED AND PREDISSOCIATED TUNING GASES AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14273138
|
Filing Dt:
|
05/08/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
PACKAGED INTEGRATED CIRCUIT DEVICES WITH THROUGH-BODY CONDUCTIVE VIAS, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14273867
|
Filing Dt:
|
05/09/2014
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
INTERCONNECT SYSTEMS AND METHODS USING HYBRID MEMORY CUBE LINKS TO SEND PACKETIZED DATA OVER DIFFERENT ENDPOINTS OF A DATA HANDLING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14274146
|
Filing Dt:
|
05/09/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
RE-BUILDING MAPPING INFORMATION FOR MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14274195
|
Filing Dt:
|
05/09/2014
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
PROTECTION ZONES IN VIRTUALIZED PHYSICAL ADDRESSES FOR RECONFIGURABLE MEMORY SYSTEMS USING A MEMORY ABSTRACTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14274307
|
Filing Dt:
|
05/09/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
WIRING CONFIGURATION OF A BUS SYSTEM AND POWER WIRES IN A MEMORY CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14274364
|
Filing Dt:
|
05/09/2014
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
DEFLATE COMPRESSION ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
14274455
|
Filing Dt:
|
05/09/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
SUB-RESOLUTION ASSIST DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
14274933
|
Filing Dt:
|
05/12/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
MULTI-TIERED SEMICONDUCTOR DEVICES AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14274988
|
Filing Dt:
|
05/12/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
METHODS OF FORMING DUAL GATE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14275211
|
Filing Dt:
|
05/12/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
OVER-LIMIT ELECTRICAL CONDITION PROTECTION CIRCUITS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
14275414
|
Filing Dt:
|
05/12/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES INCLUDING TIGHT PITCH CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2019
|
Application #:
|
14275585
|
Filing Dt:
|
05/12/2014
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
Systems and Methods for Internal Initialization of a Nonvolatile Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
14275599
|
Filing Dt:
|
05/12/2014
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
FAULT-TOLERANT NON-VOLATILE INTEGRATED CIRCUIT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14275600
|
Filing Dt:
|
05/12/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
LITHOGRAPHY METHOD AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14275727
|
Filing Dt:
|
05/12/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONFIGURING WRITE PERFORMANCE FOR ELECTRICALLY WRITABLE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14275847
|
Filing Dt:
|
05/12/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
JFET DEVICES WITH INCREASED BARRIER HEIGHT AND METHODS OF MAKING SAME
|
|