|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14276163
|
Filing Dt:
|
05/13/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES WITH REDUCED CRYSTAL LATTICE DISLOCATIONS AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
14276198
|
Filing Dt:
|
05/13/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
Arrays Of Nonvolatile Memory Cells And Methods Of Forming Arrays Of Nonvolatile Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14276204
|
Filing Dt:
|
05/13/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES COMPRISING A POLYMER BONDED TO A BASE MATERIAL AND METHODS OF FABRICATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14276473
|
Filing Dt:
|
05/13/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
GROWN NANOFIN TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14277134
|
Filing Dt:
|
05/14/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
Field Effect Transistor Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14277150
|
Filing Dt:
|
05/14/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
VERTICAL MOSFET TRANSISTOR, IN PARTICULAR OPERATING AS A SELECTOR IN NONVOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
14277200
|
Filing Dt:
|
05/14/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
DISTRIBUTED SEMICONDUCTOR DEVICE METHODS, APPARATUS, AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14277221
|
Filing Dt:
|
05/14/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
MIXED VALENT OXIDE MEMORY AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14277301
|
Filing Dt:
|
05/14/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
PROGRAMMING MEMORY CELLS USING SMALLER STEP VOLTAGES FOR HIGHER PROGRAM LEVELS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14277323
|
Filing Dt:
|
05/14/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
LITHOGRAPHY WAVE-FRONT CONTROL SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
14277352
|
Filing Dt:
|
05/14/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
PIXEL TO PIXEL CHARGE COPIER CIRCUIT APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14277443
|
Filing Dt:
|
05/14/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
POWER SAVING MEMORY APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
14277507
|
Filing Dt:
|
05/14/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
METHODS FOR FORMING A CONDUCTIVE MATERIAL AND METHODS FOR FORMING A CONDUCTIVE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14277981
|
Filing Dt:
|
05/15/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
DATA RECOVERY IN A SOLID STATE STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14278510
|
Filing Dt:
|
05/15/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
BOOT PARTITIONS IN MEMORY DEVICES AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14280206
|
Filing Dt:
|
05/16/2014
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR ACCESSING MEMORY INCLUDING SENSE AMPLIFIER SECTIONS AND COUPLED SOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14280840
|
Filing Dt:
|
05/19/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
TIMING SYNCHRONIZATION CIRCUIT WITH LOOP COUNTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14280861
|
Filing Dt:
|
05/19/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
MEMORY SYSTEMS AND METHODS FOR CONTROLLING THE TIMING OF RECEIVING READ DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14281056
|
Filing Dt:
|
05/19/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
METHODS AND DEVICES FOR TEMPERATURE SENSING OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14281362
|
Filing Dt:
|
05/19/2014
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND METHODS FOR BACKSIDE PHOTO ALIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14281449
|
Filing Dt:
|
05/19/2014
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
INTERCONNECT STRUCTURE WITH IMPROVED CONDUCTIVE PROPERTIES AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14281569
|
Filing Dt:
|
05/19/2014
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14281606
|
Filing Dt:
|
05/19/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR SIMULTANEOUSLY REMOVING MULTIPLE CONDUCTIVE MATERIALS FROM MICROELECTRONIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14281694
|
Filing Dt:
|
05/19/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
METHOD AND SYSTEM FOR MINIMIZING NUMBER OF PROGRAMMING PULSES USED TO PROGRAM ROWS OF NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
14281712
|
Filing Dt:
|
05/19/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
DIFFERENTIAL AMPLIFIERS, CLOCK GENERATOR CIRCUITS, DELAY LINES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14282142
|
Filing Dt:
|
05/20/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
Phase Change Memory Cells And Methods Of Forming Phase Change Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14282467
|
Filing Dt:
|
05/20/2014
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
READ CACHE MEMORY WITH DRAM CLASS PROMOTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2019
|
Application #:
|
14282520
|
Filing Dt:
|
05/20/2014
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
POLAR, CHIRAL, AND NON-CENTRO-SYMMETRIC FERROELECTRIC MATERIALS, MEMORY CELLS INCLUDING SUCH MATERIALS, AND RELATED DEVICES AND METHODS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14282532
|
Filing Dt:
|
05/20/2014
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
FOCUS RING REPLACEMENT METHOD FOR A PLASMA REACTOR, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
14282606
|
Filing Dt:
|
05/20/2014
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR DEVICE ASSEMBLIES AND INTERCONNECT STRUCTURES, AND RELATED SEMICONDUCTOR DEVICE ASSEMBLIES AND INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14282787
|
Filing Dt:
|
05/20/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PROVIDING DATA FROM MULTIPLE MEMORIES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14282810
|
Filing Dt:
|
05/20/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
Methods of Programming Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14283117
|
Filing Dt:
|
05/20/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
METHOD OF ACCESSING A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14283291
|
Filing Dt:
|
05/21/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
MEMORIES WITH MEMORY ARRAYS EXTENDING IN OPPOSITE DIRECTIONS FROM A SEMICONDUCTOR AND THEIR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14284825
|
Filing Dt:
|
05/22/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
APPARATUSES AND METHODS OF OPERATING FOR MEMORY ENDURANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2018
|
Application #:
|
14285279
|
Filing Dt:
|
05/22/2014
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
PARTIAL ACCESS MODE FOR DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14285286
|
Filing Dt:
|
05/22/2014
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
PHASE CHANGE MEMORY APPARATUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14285328
|
Filing Dt:
|
05/22/2014
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
APPARATUSES, METHODS, AND CIRCUITS INCLUDING A DUTY CYCLE ADJUSTMENT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14285476
|
Filing Dt:
|
05/22/2014
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR TIMING PROVISION OF A COMMAND TO INPUT CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14285848
|
Filing Dt:
|
05/23/2014
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
THRESHOLD VOLTAGE ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14285896
|
Filing Dt:
|
05/23/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
Device for Controlling Placement of Nanoparticles
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
14285933
|
Filing Dt:
|
05/23/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
Memory Cells and Methods of Forming Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14286104
|
Filing Dt:
|
05/23/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
CONTROL OF PAGE ACCESS IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
14286609
|
Filing Dt:
|
05/23/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
COMMAND LINE OUTPUT REDIRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14287370
|
Filing Dt:
|
05/27/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
DELAY LOCK LOOP PHASE GLITCH ERROR FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14287381
|
Filing Dt:
|
05/27/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
VOLTAGE REGULATORS, AMPLIFIERS, MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14287418
|
Filing Dt:
|
05/27/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
INTERCONNECT STRUCTURE WITH REDUNDANT ELECTRICAL CONNECTORS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14287659
|
Filing Dt:
|
05/27/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
Circuit Structures, Memory Circuitry, And Methods
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14287946
|
Filing Dt:
|
05/27/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
REFERENCE VOLTAGE GENERATORS AND SENSING CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14288618
|
Filing Dt:
|
05/28/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
PROVIDING POWER AVAILABILITY INFORMATION TO MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2019
|
Application #:
|
14288663
|
Filing Dt:
|
05/28/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PERFORMING WRITE COUNT THRESHOLD WEAR LEVELING OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
14289162
|
Filing Dt:
|
05/28/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
APPARATUS AND METHODS RELATING TO A MEMORY CELL HAVING A FLOATING BODY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14289187
|
Filing Dt:
|
05/28/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
SILICON ON GERMANIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14289816
|
Filing Dt:
|
05/29/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
PROGRAMMING A MEMORY CELL TO A VOLTAGE TO INDICATE A DATA VALUE AND AFTER A RELAXATION TIME PROGRAMMING THE MEMORY CELL TO A SECOND VOLTAGE TO INDICATE THE DATA VALUE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14290215
|
Filing Dt:
|
05/29/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
GETTERING AGENTS IN MEMORY CHARGE STORAGE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14290315
|
Filing Dt:
|
05/29/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
CHARGE LOSS COMPENSATION METHODS AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14290477
|
Filing Dt:
|
05/29/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
MEMORY CELL HAVING NONMAGNETIC FILAMENT CONTACT AND METHODS OF OPERATING AND FABRICATING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14290832
|
Filing Dt:
|
05/29/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
Chemistry and Compositions for Manufacturing Integrated Circuits
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14291589
|
Filing Dt:
|
05/30/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
VIA STACK FAULT DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14291659
|
Filing Dt:
|
06/17/2014
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
CONDUCTORS HAVING A VARIABLE CONCENTRATION OF GERMANIUM FOR GOVERNING REMOVAL RATES OF THE CONDUCTOR DURING CONTROL GATE FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14292443
|
Filing Dt:
|
05/30/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
METHODS OF FABRICATING FIN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
14293338
|
Filing Dt:
|
06/02/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
PROGRAMMABLE DEVICE, HIERARCHICAL PARALLEL MACHINES, AND METHODS FOR PROVIDING STATE INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14293521
|
Filing Dt:
|
06/02/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
CACHE ARCHITECTURE FOR COMPARING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14293577
|
Filing Dt:
|
06/02/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
Array Of Cross Point Memory Cells And Methods Of Forming An Array Of Cross Point Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14293822
|
Filing Dt:
|
06/02/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
METHOD FOR ASSIGNING ADDRESSES TO MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14293850
|
Filing Dt:
|
06/02/2014
|
Title:
|
STATISTICAL COMPRESSIBILITY DETERMINATION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14293854
|
Filing Dt:
|
06/02/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
APPARATUSES AND METHODS COMPRISING A CHANNEL REGION HAVING DIFFERENT MINORITY CARRIER LIFETIMES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2018
|
Application #:
|
14294266
|
Filing Dt:
|
06/03/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
FIELD EFFECT TRANSISTORS HAVING A FIN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14294802
|
Filing Dt:
|
06/03/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
DETERMINING SOFT DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14295770
|
Filing Dt:
|
06/04/2014
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
Memory Arrays With Polygonal Memory Cells Having Specific Sidewall Orientations
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
14295930
|
Filing Dt:
|
06/04/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
Switching Method
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14296283
|
Filing Dt:
|
06/04/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
TRI-STATE DRIVER CIRCUITS HAVING AUTOMATIC HIGH-IMPEDANCE ENABLING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14297864
|
Filing Dt:
|
06/06/2014
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PERFORMING A DATABUS INVERSION OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2018
|
Application #:
|
14298614
|
Filing Dt:
|
06/06/2014
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
CHUNK DEFINITION FOR PARTIAL-PAGE READ
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14299074
|
Filing Dt:
|
06/09/2014
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
PROGRAMMING MEMORIES WITH STEPPED PROGRAMMING PULSES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
14299237
|
Filing Dt:
|
06/09/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
MULTI-PORT MEMORY AND OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
14299441
|
Filing Dt:
|
06/09/2014
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONTROLLING ACCESS TO A COMMON BUS BY MULTIPLE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14299577
|
Filing Dt:
|
06/09/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14299693
|
Filing Dt:
|
06/09/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
METHODS, INTEGRATED CIRCUITS, APPARATUSES AND BUFFERS WITH ADJUSTABLE DRIVE STRENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14299742
|
Filing Dt:
|
06/09/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
EPITAXIAL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14299813
|
Filing Dt:
|
06/09/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
MEMORY DEVICES HAVING SOURCE LINES DIRECTLY COUPLED TO BODY REGIONS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14299990
|
Filing Dt:
|
06/09/2014
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
VLSI EFFICIENT HUFFMAN ENCODING APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
14300004
|
Filing Dt:
|
06/09/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
MICROELECTRONIC DEVICES AND METHODS FOR FILLING VIAS IN MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
14300130
|
Filing Dt:
|
06/09/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
PACKAGE INCLUDING AN INTERPOSER HAVING AT LEAST ONE TOPOLOGICAL FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14300416
|
Filing Dt:
|
06/10/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
Photomask Having a Blind Region Including Periodical Clear Portions
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14300903
|
Filing Dt:
|
06/10/2014
|
Title:
|
MEMORY HUB ARCHITECTURE HAVING PROGRAMMABLE LANE WIDTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14301798
|
Filing Dt:
|
06/11/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
LIMITING FLASH MEMORY OVER PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14302160
|
Filing Dt:
|
06/11/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
FORMING ARRAY CONTACTS IN SEMICONDUCTOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14302782
|
Filing Dt:
|
06/12/2014
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
PROGRAM OPERATIONS WITH EMBEDDED LEAK CHECKS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14303652
|
Filing Dt:
|
06/13/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
ETCH BIAS HOMOGENIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
14304420
|
Filing Dt:
|
06/13/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
MAPPING BETWEEN PROGRAM STATES AND DATA PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14305387
|
Filing Dt:
|
06/16/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
DISCONTINUOUS PATTERNED BONDS FOR SEMICONDUCTOR DEVICES AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14305459
|
Filing Dt:
|
06/16/2014
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
Memory Cell And An Array Of Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14305842
|
Filing Dt:
|
06/16/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
DIGIT LINE EQUILIBRATION USING ACCESS DEVICES AT THE EDGE OF SUB-ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14305953
|
Filing Dt:
|
06/16/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
LOCKED-LOOP QUIESCENCE APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2019
|
Application #:
|
14305958
|
Filing Dt:
|
06/16/2014
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
DETERMINISTIC READ RETRY METHOD FOR SOFT LDPC DECODING IN FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
14305985
|
Filing Dt:
|
06/16/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR REPAIRING HIGH CAPACITY/HIGH BANDWIDTH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14307121
|
Filing Dt:
|
06/17/2014
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
ARRAY OF CONDUCTIVE VIAS, METHODS OF FORMING A MEMORY ARRAY, AND METHODS OF FORMING CONDUCTIVE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
14307148
|
Filing Dt:
|
06/17/2014
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND DIE ASSEMBLIES INCLUDING CONDUCTIVE VIAS AND THERMALLY CONDUCTIVE ELEMENTS AND METHODS OF FORMING SUCH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14307238
|
Filing Dt:
|
06/17/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
NOVEL BUILD-UP PACKAGE FOR INTEGRATED CIRCUIT DEVICES, AND METHODS OF MAKING SAME
|
|