|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
14305985
|
Filing Dt:
|
06/16/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR REPAIRING HIGH CAPACITY/HIGH BANDWIDTH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14307121
|
Filing Dt:
|
06/17/2014
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
ARRAY OF CONDUCTIVE VIAS, METHODS OF FORMING A MEMORY ARRAY, AND METHODS OF FORMING CONDUCTIVE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
14307148
|
Filing Dt:
|
06/17/2014
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND DIE ASSEMBLIES INCLUDING CONDUCTIVE VIAS AND THERMALLY CONDUCTIVE ELEMENTS AND METHODS OF FORMING SUCH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14307238
|
Filing Dt:
|
06/17/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
NOVEL BUILD-UP PACKAGE FOR INTEGRATED CIRCUIT DEVICES, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14307249
|
Filing Dt:
|
06/17/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
APPARATUS AND METHODS HAVING MAJORITY BIT DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14307580
|
Filing Dt:
|
06/18/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
HIGH SPEED RING/BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14308040
|
Filing Dt:
|
06/18/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
DATA CONDITIONING TO IMPROVE FLASH MEMORY RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14308122
|
Filing Dt:
|
06/18/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
METHODS FOR BYPASSING FAULTY CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14308339
|
Filing Dt:
|
06/18/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
CONDUCTIVE STRUCTURES, SYSTEMS AND DEVICES INCLUDING CONDUCTIVE STRUCTURES AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14308584
|
Filing Dt:
|
06/18/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
Memory Arrays and Methods of Forming Electrical Contacts
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2017
|
Application #:
|
14308786
|
Filing Dt:
|
06/19/2014
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
Title:
|
OXIDE BASED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14309186
|
Filing Dt:
|
06/19/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
CHARGE STORAGE NODES WITH CONDUCTIVE NANODOTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14309516
|
Filing Dt:
|
06/19/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES HAVING ADHESION PROMOTING LAYER IN CAVITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14309531
|
Filing Dt:
|
06/19/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
DYNAMIC ARRAYS AND OVERLAYS WITH BOUNDS POLICIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14310790
|
Filing Dt:
|
06/20/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
CHARGE STORAGE APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14310801
|
Filing Dt:
|
06/20/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING EMBEDDED CONDUCTIVE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14310862
|
Filing Dt:
|
06/20/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE INCLUDING GRINDING SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14311061
|
Filing Dt:
|
06/20/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
Semiconductor Field-Effect Transistor, Memory Cell and Memory Device
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14312147
|
Filing Dt:
|
06/23/2014
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
Title:
|
METHODS OF PROCESSING WAFER-LEVEL ASSEMBLIES TO REDUCE WARPAGE, AND RELATED ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14312945
|
Filing Dt:
|
06/24/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
METHODS OF FORMING A REVERSED PATTERN IN A SUBSTRATE, AND RELATED SEMICONDUCTOR DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14313482
|
Filing Dt:
|
06/24/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
Semiconductor Device Having Metal Bit Line
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14315033
|
Filing Dt:
|
06/25/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A REDUCED FOOTPRINT OF WIRES CONNECTING A DLL CIRCUIT WITH AN INPUT/OUTPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14315951
|
Filing Dt:
|
06/26/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE SUPPRESSING BTI DETERIORATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
14316368
|
Filing Dt:
|
06/26/2014
|
Publication #:
|
|
Pub Dt:
|
10/16/2014
| | | | |
Title:
|
Methods for bias sensing in DRAM sense amplifiers through voltage-coupling/decoupling devices
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14317893
|
Filing Dt:
|
06/27/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING DLL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
14317978
|
Filing Dt:
|
06/27/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING LEVEL SHIFT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14318067
|
Filing Dt:
|
06/27/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING DUTY CORRECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14318965
|
Filing Dt:
|
06/30/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
APPARATUSES, DEVICES AND METHODS FOR SENSING A SNAPBACK EVENT IN A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
14319201
|
Filing Dt:
|
06/30/2014
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
Methods Of Forming A Vertical Transistor
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14319284
|
Filing Dt:
|
06/30/2014
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
INTERCONNECT LINE SELECTIVELY ISOLATED FROM AN UNDERLYING CONTACT PLUG
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
14319290
|
Filing Dt:
|
06/30/2014
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
Nonvolatile Memory Cells And Methods Of Forming Nonvolatile Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14319302
|
Filing Dt:
|
06/30/2014
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
Title:
|
APPARATUSES AND METHODS OF ENTERING UNSELECTED MEMORIES INTO A DIFFERENT POWER MODE DURING MULTI-MEMORY OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14320068
|
Filing Dt:
|
06/30/2014
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
DRAIN SELECT GATE VOLTAGE MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
14320127
|
Filing Dt:
|
06/30/2014
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
DATA BUS INVERSION APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14320174
|
Filing Dt:
|
06/30/2014
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
MEMORY DEVICES WITH A CONNECTING REGION HAVING A BAND GAP LOWER THAN A BAND GAP OF A BODY REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14320275
|
Filing Dt:
|
06/30/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
SELF-ALIGNED CROSS-POINT PHASE CHANGE MEMORY-SWITCH ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
14321419
|
Filing Dt:
|
07/01/2014
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
Title:
|
METHODS OF FORMING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
14321466
|
Filing Dt:
|
07/01/2014
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
Title:
|
Semiconductor Constructions
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14322269
|
Filing Dt:
|
07/02/2014
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
ANALOG DELAY LINES AND ADAPTIVE BIASING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
14323780
|
Filing Dt:
|
07/03/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
DIELECTRICS CONTAINING AT LEAST ONE OF A REFRACTORY METAL OR A NON-REFRACTORY METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14323839
|
Filing Dt:
|
07/03/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14323922
|
Filing Dt:
|
07/03/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS AND MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14323945
|
Filing Dt:
|
07/03/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
POLISHING SYSTEMS AND METHODS FOR REMOVING CONDUCTIVE MATERIAL FROM MICROELECTRONIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14324586
|
Filing Dt:
|
07/07/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
TECHNIQUES FOR ACCESSING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14324915
|
Filing Dt:
|
07/07/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
SECURITY MEMORY ACCESS METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14324958
|
Filing Dt:
|
07/07/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
DISABLING ELECTRICAL CONNECTIONS USING PASS-THROUGH 3D INTERCONNECTS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14324969
|
Filing Dt:
|
07/07/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
MEMORY DEVICE PAGE BUFFER CONFIGURATION AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14325183
|
Filing Dt:
|
07/07/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
READING MEMORY CELL HISTORY DURING PROGRAM OPERATION FOR ADAPTIVE PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
14325619
|
Filing Dt:
|
07/08/2014
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICES COMPRISING PROTECTED SIDE SURFACES AND RELATED METHODS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14327267
|
Filing Dt:
|
07/09/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR ACTIVE RANGE MAPPING FOR A NONVOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14327913
|
Filing Dt:
|
07/10/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
METHODS, DEVICES, AND SYSTEMS FOR ADJUSTING SENSING VOLTAGES IN DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14328536
|
Filing Dt:
|
07/10/2014
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
ENHANCING NUCLEATION IN PHASE-CHANGE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14329586
|
Filing Dt:
|
07/11/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
METHODS AND SYSTEMS FOR DETECTION IN A STATE MACHINE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14330076
|
Filing Dt:
|
07/14/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
DATA INTERLEAVING MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
14330243
|
Filing Dt:
|
07/14/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
PROGRAMMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14330737
|
Filing Dt:
|
07/14/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
MEMORY DEVICES HAVING DATA LINES INCLUDED IN TOP AND BOTTOM CONDUCTIVE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2017
|
Application #:
|
14330805
|
Filing Dt:
|
07/14/2014
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
METHODS OF MANUFACTURING STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH HIGH EFFICIENCY THERMAL PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14330893
|
Filing Dt:
|
07/14/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
POWER SUPPLY INDUCED SIGNAL JITTER COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14330900
|
Filing Dt:
|
07/14/2014
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH HIGH EFFICIENCY THERMAL PATHS AND ASSOCIATED SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14330934
|
Filing Dt:
|
07/14/2014
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH HIGH EFFICIENCY THERMAL PATHS AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14331026
|
Filing Dt:
|
07/14/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
TRANSISTORS, MEMORY CELLS AND SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14331056
|
Filing Dt:
|
07/14/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
RANDOM TELEGRAPH SIGNAL NOISE REDUCTION SCHEME FOR SEMICONDUCTOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14331070
|
Filing Dt:
|
07/14/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR ADJUSTING IMPEDANCE OF OUTPUT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14331408
|
Filing Dt:
|
07/15/2014
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
Title:
|
DETERMINING SYSTEM LIFETIME CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
14331722
|
Filing Dt:
|
07/15/2014
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
MICROELECTRONIC DEVICES AND MICROELECTRONIC SUPPORT DEVICES, AND ASSOCIATED ASSEMBLIES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
14332096
|
Filing Dt:
|
07/15/2014
|
Publication #:
|
|
Pub Dt:
|
01/21/2016
| | | | |
Title:
|
METHODS FOR TEMPORARILY BONDING A DEVICE WAFER TO A CARRIER WAFER, AND RELATED ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14332982
|
Filing Dt:
|
07/16/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
APPARATUSES AND METHODS FOR TRANSPOSING SELECT GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14333164
|
Filing Dt:
|
07/16/2014
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
Sense Amplifiers, Memories, and Apparatuses and Methods for Sensing a Data State of a Memory Cell
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14333194
|
Filing Dt:
|
07/16/2014
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
CIRCUITS, INTEGRATED CIRCUITS, AND METHODS FOR INTERLEAVED PARITY COMPUTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
14334870
|
Filing Dt:
|
07/18/2014
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGES INCLUDING THERMALLY INSULATING MATERIALS AND METHODS OF MAKING AND USING SUCH SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14334946
|
Filing Dt:
|
07/18/2014
|
Publication #:
|
|
Pub Dt:
|
01/21/2016
| | | | |
Title:
|
PROGRAMMING MEMORIES WITH MULTI-LEVEL PASS SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14335498
|
Filing Dt:
|
07/18/2014
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
SYSTEMS, AND DEVICES, AND METHODS FOR PROGRAMMING A RESISTIVE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14335537
|
Filing Dt:
|
07/18/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
STATE GROUPING FOR ELEMENT UTILIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14335572
|
Filing Dt:
|
07/18/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
METHODS AND APPARATUSES FOR DETERMINING THRESHOLD VOLTAGE SHIFT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
14336873
|
Filing Dt:
|
07/21/2014
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
Title:
|
Apparatuses and Methods for Encoding Using Error Protection Codes
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14336984
|
Filing Dt:
|
07/21/2014
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A REDUCED AREA AND ENHANCED YIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2019
|
Application #:
|
14337989
|
Filing Dt:
|
07/22/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
APPARATUSES AND METHODS FOR DETERMINING STABILITY OF A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14338087
|
Filing Dt:
|
07/22/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
APPARATUSES AND METHODS FOR DELAYING SIGNALS USING A DELAY LINE WITH HOMOGENOUS ARCHITECTURE AND INTEGRATED MEASURE INITIALIZATION CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14338728
|
Filing Dt:
|
07/23/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
I/O CIRCUIT WITH PHASE MIXER FOR SLEW RATE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14338788
|
Filing Dt:
|
07/23/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
METHOD, APPARATUS, AND SYSTEM PROVIDING AN IMAGER WITH PIXELS HAVING EXTENDED DYNAMIC RANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14339680
|
Filing Dt:
|
07/24/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
MEMORY SYSTEM AND METHOD USING STACKED MEMORY DEVICE DICE, AND SYSTEM USING THE MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2019
|
Application #:
|
14340976
|
Filing Dt:
|
07/25/2014
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CONCURRENTLY ACCESSING DIFFERENT MEMORY PLANES OF A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2017
|
Application #:
|
14341262
|
Filing Dt:
|
07/25/2014
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
Title:
|
SYSTEMS, DEVICES, AND METHODS FOR SELECTIVE COMMUNICATION THROUGH AN ELECTRICAL CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14341601
|
Filing Dt:
|
07/25/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14350558
|
Filing Dt:
|
04/08/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
WEAR LEVELING FOR ERASABLE MEMORIES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14384446
|
Filing Dt:
|
09/11/2014
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
ON DEMAND BLOCK MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2017
|
Application #:
|
14417105
|
Filing Dt:
|
01/23/2015
|
Publication #:
|
|
Pub Dt:
|
07/28/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR VOLTAGE BUFFERING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2017
|
Application #:
|
14420642
|
Filing Dt:
|
02/09/2015
|
Publication #:
|
|
Pub Dt:
|
12/15/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR COMPENSATING FOR PROCESS, VOLTAGE, AND TEMPERATURE VARIATION IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2018
|
Application #:
|
14421068
|
Filing Dt:
|
02/11/2015
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR TEMPERATURE INDEPENDENT CURRENT GENERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
14423343
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
10/27/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PIPELINING MEMORY OPERATIONS WITH ERROR CORRECTION CODING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
14430448
|
Filing Dt:
|
03/23/2015
|
Publication #:
|
|
Pub Dt:
|
05/18/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR TRANSISTOR PROTECTION BY CHARGE SHARING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14444589
|
Filing Dt:
|
07/28/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
APPARATUSES AND METHODS INCLUDING MEMORY WITH TOP AND BOTTOM DATA LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14444762
|
Filing Dt:
|
07/28/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
CIRCUITS, APPARATUSES, AND METHODS FOR OSCILLATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14444795
|
Filing Dt:
|
07/28/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
Resistive Memory Cells with Two Discrete Layers of Programmable Material, Methods of Programming Memory Cells, and Methods of Forming Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
14444802
|
Filing Dt:
|
07/28/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
SWITCHABLE ON-DIE MEMORY ERROR CORRECTING ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
14445478
|
Filing Dt:
|
07/29/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
Methods of Fabricating Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14445603
|
Filing Dt:
|
07/29/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
METHOD FOR MANUFACTURING TESTED APPARATUS AND METHOD FOR MANUFACTURING SYSTEM INCLUDING TESTED APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
14446744
|
Filing Dt:
|
07/30/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATE FOR PHOTONIC AND ELECTRONIC STRUCTURES AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
14447287
|
Filing Dt:
|
07/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
Semiconductor memory device including refresh operations having first and second cycles
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14447884
|
Filing Dt:
|
07/31/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
MEMORY WITH CARBON-CONTAINING SILICON CHANNEL
|
|