|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14447976
|
Filing Dt:
|
07/31/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING SHARED DIFFUSION LAYER BETWEEN TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14448198
|
Filing Dt:
|
07/31/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
TRANSISTORS WITH AN EXTENSION REGION HAVING STRIPS OF DIFFERING CONDUCTIVITY TYPE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14448343
|
Filing Dt:
|
07/31/2014
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
SPIN TRANSFER TORQUE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14448352
|
Filing Dt:
|
07/31/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
MEMORY CELLS AND MEMORY CELL ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14448444
|
Filing Dt:
|
07/31/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
CURRENT GENERATOR CIRCUIT AND METHODS FOR PROVIDING AN OUTPUT CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14448706
|
Filing Dt:
|
07/31/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
CONTROLLING CLOCK INPUT BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14448756
|
Filing Dt:
|
07/31/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
ELEVATED POCKET PIXELS, IMAGING DEVICES AND SYSTEMS INCLUDING THE SAME AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14450674
|
Filing Dt:
|
08/04/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14450998
|
Filing Dt:
|
08/04/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
LAND GRID ARRAY SEMICONDUCTOR DEVICE PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14451071
|
Filing Dt:
|
08/04/2014
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
Title:
|
FIXED VOLTAGE SENSING IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14451097
|
Filing Dt:
|
08/04/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
THYRISTOR MEMORY AND METHODS OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14451145
|
Filing Dt:
|
08/04/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
APPARATUS AND METHODS INCLUDING SOURCE GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14451179
|
Filing Dt:
|
08/04/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
FILAMENTARY MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14451192
|
Filing Dt:
|
08/04/2014
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
Title:
|
SEMICONDUCTOR DIE ASSEMBLIES WITH HEAT SINK AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14451208
|
Filing Dt:
|
08/04/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
VERTICAL MEMORY WITH BODY CONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2018
|
Application #:
|
14451227
|
Filing Dt:
|
08/04/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
ERROR CORRECTION IN MULTIPLE SEMICONDUCTOR MEMORY UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
14451240
|
Filing Dt:
|
08/04/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
HARDWIRED REMAPPED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2019
|
Application #:
|
14453360
|
Filing Dt:
|
08/06/2014
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
ELECTRONIC MEMORY DEVICE HAVING TWO PORTIONS THAT CAN BE DECOUPLED
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14454040
|
Filing Dt:
|
08/07/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
APPARATUSES, SYSTEMS, DEVICES, AND METHODS OF REPLACING AT LEAST PARTIALLY NON-FUNCTIONAL PORTIONS OF MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14454521
|
Filing Dt:
|
08/07/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
Methods of Etching Trenches into Silicon of a Semiconductor Substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2020
|
Application #:
|
14454546
|
Filing Dt:
|
08/07/2014
|
Publication #:
|
|
Pub Dt:
|
12/15/2016
| | | | |
Title:
|
SYSTEMS AND METHODS TO USE RADAR IN RFID SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14454550
|
Filing Dt:
|
08/07/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
ELECTRONIC DEVICES INCLUDING TWO OR MORE SUBSTRATES ELECTRICALLY CONNECTED TOGETHER AND METHODS OF FORMING SUCH ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14455449
|
Filing Dt:
|
08/08/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
MEMORY WITH THREE TRANSISTOR MEMORY CELL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14455456
|
Filing Dt:
|
08/08/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
APPARATUSES AND METHODS FOR UNIT IDENTIFICATION IN A MASTER/SLAVE MEMORY STACK
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14455583
|
Filing Dt:
|
08/08/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
Methods of Utilizing Block Copolymer to Form Patterns
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14455718
|
Filing Dt:
|
08/08/2014
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
APPARATUS, ELECTRONIC DEVICES AND METHODS ASSOCIATED WITH AN OPERATIVE TRANSITION FROM A FIRST INTERFACE TO A SECOND INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14456177
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
CROSS-POINT MEMORY UTILIZING RU/SI DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14456222
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
02/11/2016
| | | | |
Title:
|
METHODS AND APPARATUSES INCLUDING A STRING OF MEMORY CELLS HAVING A FIRST SELECT TRANSISTOR COUPLED TO A SECOND SELECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14456263
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
APPARATUSES, CIRCUITS, AND METHODS FOR REDUCING METASTABILITY IN DATA SYNCHRONIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14456337
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
METHODS OF FORMING CHARGE STORAGE STRUCTURES INCLUDING ETCHING DIFFUSED REGIONS TO FORM RECESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
14456372
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR SENDING DATA FROM MULTIPLE SOURCES OVER A COMMUNICATIONS BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14456435
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
ELECTRONIC DEVICE WITH ASYMMETRIC GATE STRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2018
|
Application #:
|
14456479
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
MEMORY DEVICES HAVING SELECT GATES WITH P TYPE BODIES, MEMORY STRINGS HAVING SEPARATE SOURCE LINES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14456510
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
MULTI-FUNCTION RESISTANCE CHANGE MEMORY CELLS AND APPARATUSES INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14456559
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
CONTROLLER TO MANAGE NAND MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14456730
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
VERTICAL LIGHT EMITTING DEVICES WITH NICKEL SILICIDE BONDING AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14456839
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
MULTI-SERIAL INTERFACE STACKED-DIE MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
14456870
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
FLOATING BODY MEMORY CELL APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14456896
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
DUAL MODE CLOCK AND DATA SCHEME FOR MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
14457000
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
STACKED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING STACKED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14457658
|
Filing Dt:
|
08/12/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
14457666
|
Filing Dt:
|
08/12/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND ERROR CORRECTION INFORMATION WRITING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14458527
|
Filing Dt:
|
08/13/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
METHODS AND APPARATUSES FOR ENERGETIC NEUTRAL FLUX GENERATION FOR PROCESSING A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14458645
|
Filing Dt:
|
08/13/2014
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
SEMICONDUCTOR TRANSISTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14458813
|
Filing Dt:
|
08/13/2014
|
Publication #:
|
|
Pub Dt:
|
02/18/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SENSING USING AN INTEGRATION COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14459171
|
Filing Dt:
|
08/13/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
MEMORY DEVICE USING EXTENDED INTERFACE COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14460297
|
Filing Dt:
|
08/14/2014
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
SOLID STATE TRANSDUCER DEVICES, INCLUDING DEVICES HAVING INTEGRATED ELECTROSTATIC DISCHARGE PROTECTION, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2017
|
Application #:
|
14461152
|
Filing Dt:
|
08/15/2014
|
Publication #:
|
|
Pub Dt:
|
02/18/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CONCURRENTLY ACCESSING DIFFERENT MEMORY PLANES OF A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14461689
|
Filing Dt:
|
08/18/2014
|
Title:
|
METHODS OF FORMING AN ARRAY OF GATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14461705
|
Filing Dt:
|
08/18/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING SHALLOW TRENCH ISOLATION AND GATE GROOVE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14461730
|
Filing Dt:
|
08/18/2014
|
Title:
|
METHODS OF FORMING AN ARRAY OF GATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14461751
|
Filing Dt:
|
08/18/2014
|
Publication #:
|
|
Pub Dt:
|
02/18/2016
| | | | |
Title:
|
Array Of Gated Devices And Methods Of Forming An Array Of Gated Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14462078
|
Filing Dt:
|
08/18/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
MEMORY ARRAY WITH POWER-EFFICIENT READ ARCHITECTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14462340
|
Filing Dt:
|
08/18/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
SENSE AMPLIFIERS INCLUDING BIAS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2020
|
Application #:
|
14462735
|
Filing Dt:
|
08/19/2014
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH SILICON PILLAR HAVING A DEVICE ISOLATION FILM CONTACTING A SURFACE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14462766
|
Filing Dt:
|
08/19/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND SEMICODUCTOR MEMORY DEVICES HAVING FIRST, SECOND, AND THIRD INSULATING LAYERS.
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14462931
|
Filing Dt:
|
08/19/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
DYNAMICALLY CONFIGURABLE MLC STATE ASSIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14464410
|
Filing Dt:
|
08/20/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
SEMICONDUCTOR DIE ASSEMBLIES AND SEMICONDUCTOR DEVICES INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14464865
|
Filing Dt:
|
08/21/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
MEMORY SYSTEM AND METHOD USING PARTIAL ECC TO ACHIEVE LOW POWER REFRESH AND FAST ACCESS TO DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14467322
|
Filing Dt:
|
08/25/2014
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
Title:
|
TRANSLATION LAYER IN A SOLID STATE STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14467449
|
Filing Dt:
|
08/25/2014
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
METHOD AND OPTOELECTRONIC STRUCTURE PROVIDING POLYSILICON PHOTONIC DEVICES WITH DIFFERENT OPTICAL PROPERTIES IN DIFFERENT REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
14467474
|
Filing Dt:
|
08/25/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
Semiconductor Device
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14467531
|
Filing Dt:
|
08/25/2014
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
METHOD AND STRUCTURE PROVIDING A FRONT-END-OF-LINE AND A BACK-END-OF-LINE COUPLED WAVEGUIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14468036
|
Filing Dt:
|
08/25/2014
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
CROSS-POINT MEMORY AND METHODS FOR FABRICATION OF SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14468447
|
Filing Dt:
|
08/26/2014
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
Semiconductor Device and Fabrication Method Thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14469352
|
Filing Dt:
|
08/26/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14470113
|
Filing Dt:
|
08/27/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR OUTPUTTING ADDRESSES OF DEFECTIVE MEMORY CELLS OF A SEMICONDUCTOR DEVICE INCLUDING A ROLL CALL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14470247
|
Filing Dt:
|
08/27/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
METHOD FOR MAKING THREE DIMENSIONAL MEMORY ARRAY ARCHITECTURE USING PHASE CHANGE AND OVONIC SWITCHING MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14470526
|
Filing Dt:
|
08/27/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
CMOS FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14470782
|
Filing Dt:
|
08/27/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR MULTI-MEMORY ARRAY ACCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14470831
|
Filing Dt:
|
08/27/2014
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
STACKED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14471550
|
Filing Dt:
|
08/28/2014
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
MULTIPLE STEP PROGRAMMING IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14471569
|
Filing Dt:
|
08/28/2014
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
STRUCTURES FOR RESISTANCE RANDOM ACCESS MEMORY AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14471718
|
Filing Dt:
|
08/28/2014
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
POROUS ORGANOSILICATE LAYERS, AND VAPOR DEPOSITION SYSTEMS AND METHODS FOR PREPARING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14472003
|
Filing Dt:
|
08/28/2014
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
NON-VOLATILE MEMORY, SYSTEM, AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
14472226
|
Filing Dt:
|
08/28/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14473400
|
Filing Dt:
|
08/29/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
RESISTIVE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14473489
|
Filing Dt:
|
08/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
14473574
|
Filing Dt:
|
08/29/2014
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
SYSTEMS, CIRCUITS, AND METHODS FOR CHARGE SHARING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14474500
|
Filing Dt:
|
09/02/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
INFERRING THRESHOLD VOLTAGE DISTRIBUTIONS ASSOCIATED WITH MEMORY CELLS VIA INTERPOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14475198
|
Filing Dt:
|
09/02/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
LEE METRIC ERROR CORRECTING CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14475828
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
LOCAL SELF-BOOST USING A PLURALITY OF CUT-OFF CELLS ON A SINGLE SIDE OF A STRING OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14476186
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING AN OUTPUT BUFFER CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
14476312
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
MEMORY CELLS INCLUDING DIELECTRIC MATERIALS, MEMORY DEVICES INCLUDING THE MEMORY CELLS, AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14476323
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
SINGLE NODE POWER MANAGEMENT FOR MULTIPLE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14476433
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14477527
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
OPERATIONAL SIGNALS GENERATED FROM CAPACITIVE STORED CHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
14477680
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
METHODS, APPARATUSES, AND CIRCUITS FOR PROGRAMMING A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14478220
|
Filing Dt:
|
09/05/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
TRANSISTORS HAVING ONE OR MORE DUMMY LINES WITH DIFFERENT COLLECTIVE WIDTHS COUPLED THERETO
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14478712
|
Filing Dt:
|
09/05/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
UTILIZING SPECIAL PURPOSE ELEMENTS TO IMPLEMENT A FSM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14478894
|
Filing Dt:
|
09/05/2014
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
Memory Sense Amplifiers and Memory Verification Methods
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14479703
|
Filing Dt:
|
09/08/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
SEQUENTIAL MEMORY ACCESS OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14479950
|
Filing Dt:
|
09/08/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
CONCURRENTLY READING FIRST AND SECOND PAGES OF MEMORY CELLS HAVING DIFFERENT PAGE ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14480325
|
Filing Dt:
|
09/08/2014
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND ERROR CORRECTION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14480454
|
Filing Dt:
|
09/08/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14480754
|
Filing Dt:
|
09/09/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
Photomasks, Methods Of Forming A Photomask, And Methods Of Photolithographically Patterning A Substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14482408
|
Filing Dt:
|
09/10/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
POWER CONSUMPTION CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14482846
|
Filing Dt:
|
09/10/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
MEASUREMENT INITIALIZATION CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
14483510
|
Filing Dt:
|
09/11/2014
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
METHODS FOR FORMING CONDUCTIVE ELEMENTS AND VIAS ON SUBSTRATES AND FOR FORMING MULTI-CHIP MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14483927
|
Filing Dt:
|
09/11/2014
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
SYSTEMS, DEVICES, MEMORY CONTROLLERS, AND METHODS FOR MEMORY INITIALIZATION
|
|