|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14593475
|
Filing Dt:
|
01/09/2015
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
MEMORY CELL PROFILES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
14594038
|
Filing Dt:
|
01/09/2015
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
STRUCTURES INCORPORATING AND METHODS OF FORMING METAL LINES INCLUDING CARBON
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2019
|
Application #:
|
14594813
|
Filing Dt:
|
01/12/2015
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
Arrays Of Memory Cells And Methods Of Forming An Array Of Vertically Stacked Tiers Of Memory Cells
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14596037
|
Filing Dt:
|
01/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
METHODS OF FORMING INSULATIVE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
14596406
|
Filing Dt:
|
01/14/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
MATERIAL TEST STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14596429
|
Filing Dt:
|
01/14/2015
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
Methods of Forming Capacitors
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14596666
|
Filing Dt:
|
01/14/2015
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
GCIB-TREATED RESISTIVE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14597766
|
Filing Dt:
|
01/15/2015
|
Publication #:
|
|
Pub Dt:
|
07/21/2016
| | | | |
Title:
|
Semiconductor Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
14597903
|
Filing Dt:
|
01/15/2015
|
Publication #:
|
|
Pub Dt:
|
07/21/2016
| | | | |
Title:
|
METHODS OF FABRICATING SEMICONDUCTOR DEVICES AND MAGNETIC TUNNEL JUNCTIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14599265
|
Filing Dt:
|
01/16/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
METHOD, CIRCUIT AND SYSTEM FOR DETECTING A LOCKED STATE OF A CLOCK SYNCHRONIZATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14599636
|
Filing Dt:
|
01/19/2015
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
MEMORY CELLS HAVING HEATERS WITH ANGLED SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14599786
|
Filing Dt:
|
01/19/2015
|
Publication #:
|
|
Pub Dt:
|
07/23/2015
| | | | |
Title:
|
FRACTIONAL BITS IN MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
14599886
|
Filing Dt:
|
01/19/2015
|
Publication #:
|
|
Pub Dt:
|
07/23/2015
| | | | |
Title:
|
MEMORIES AND METHODS OF FORMING THIN-FILM TRANSISTORS USING HYDROGEN PLASMA DOPING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14599892
|
Filing Dt:
|
01/19/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
Indirect Register Access Method and System
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14599924
|
Filing Dt:
|
01/19/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
MEMORY CELLS CONTAINING METAL OXIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14600800
|
Filing Dt:
|
01/20/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
APPARATUSES AND METHODS INCLUDING ERROR CORRECTION CODE ORGANIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14600976
|
Filing Dt:
|
01/20/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
METHODS OF FABRICATING SEMICONDUCTOR DIE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14601435
|
Filing Dt:
|
01/21/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
Methods of Forming Gated Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14601627
|
Filing Dt:
|
01/21/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR DUTY CYCLE ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14601960
|
Filing Dt:
|
01/21/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING CONDUCTIVE LAYER WITH CONDUCTIVE PLUG
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14602084
|
Filing Dt:
|
01/21/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
CURRENT SENSE AMPLIFIERS, MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2019
|
Application #:
|
14602225
|
Filing Dt:
|
01/21/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
MULTISTATE DEVELOPMENT WORKFLOW FOR GENERATING A CUSTOM INSTRUCTION SET RECONFIGURABLE PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14602559
|
Filing Dt:
|
01/22/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
Stack Of Horizontally Extending And Vertically Overlapping Features, Methods Of Forming Circuitry Components, And Methods Of Forming An Array Of Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14602598
|
Filing Dt:
|
01/22/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
Methods of Forming Electrically Conductive Lines
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
14603102
|
Filing Dt:
|
01/22/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
SOLID-STATE RADIATION TRANSDUCER DEVICES HAVING FLIP-CHIP MOUNTED SOLID-STATE RADIATION TRANSDUCERS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14603850
|
Filing Dt:
|
01/23/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PERFORMING COMPARE OPERATIONS USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14603934
|
Filing Dt:
|
01/23/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
METHODS OF PROVIDING ACCESS TO I/O DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14604545
|
Filing Dt:
|
01/23/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING PACKAGED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2018
|
Application #:
|
14605218
|
Filing Dt:
|
01/26/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
Methods of Removing Particles from Over Semiconductor Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14605466
|
Filing Dt:
|
01/26/2015
|
Publication #:
|
|
Pub Dt:
|
07/28/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGES WITH IMPROVED THERMAL MANAGEMENT AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2018
|
Application #:
|
14605593
|
Filing Dt:
|
01/26/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
METHODS AND APPARATUSES FOR EXECUTING A PLURALITY OF QUEUED TASKS IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14606415
|
Filing Dt:
|
01/27/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES INCLUDING BODIES OF SEMICONDUCTOR MATERIAL AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14607206
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
07/28/2016
| | | | |
Title:
|
ESTIMATING AN ERROR RATE ASSOCIATED WITH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
14607329
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
METHODS OF SELECTIVELY DOPING CHALCOGENIDE MATERIALS AND METHODS OF FORMING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14607647
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
07/23/2015
| | | | |
Title:
|
DEVICES, SYSTEMS, AND METHODS RELATED TO PLANARIZING SEMICONDUCTOR DEVICES AFTER FORMING OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14607733
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
GRADED DIELECTRIC STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14607839
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
VERTICAL SOLID-STATE TRANSDUCERS AND HIGH VOLTAGE SOLID-STATE TRANSDUCERS HAVING BURIED CONTACTS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14607858
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING SPIRAL DATA PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14607921
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14607945
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
APPARATUSES FACILITATING FLUID FLOW INTO VIA HOLES, VENTS, AND OTHER OPENINGS COMMUNICATING WITH SURFACES OF SUBSTRATES OF SEMICONDUCTOR DEVICE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
14608062
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
DEVICE HAVING INTERNAL VOLTAGE GENERATING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14608414
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
High Speed, Parallel Configuration of Multiple Field Programmable Gate Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14608438
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
Multi-Function, Modular System for Network Security, Secure Communication, and Malware Protection
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14608464
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
System and Method for Independent, Direct and Parallel Communication Among Multiple Field Programmable Gate Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14608466
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE MATERIALS ON SEMICONDUCTOR DEVICES, AND METHODS OF FORMING ELECTRICAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2017
|
Application #:
|
14608751
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
UNIFORM BACK SIDE EXPOSURE OF THROUGH-SILICON VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14609272
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
ENGINEERED CARRIER WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2020
|
Application #:
|
14609326
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
METHOD FOR PERFORMING ERROR CORRECTIONS OF DIGITAL INFORMATION CODIFIED AS A SYMBOL SEQUENCE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14609922
|
Filing Dt:
|
01/30/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
APPARATUSES OPERABLE IN MULTIPLE POWER MODES AND METHODS OF OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
14609963
|
Filing Dt:
|
01/30/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
MEMORY DEVICE AND METHOD HAVING ON-BOARD PROCESSING LOGIC FOR FACILITATING INTERFACE WITH MULTIPLE PROCESSORS, AND COMPUTER SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14610663
|
Filing Dt:
|
01/30/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
STACKED MEMORY DEVICES, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14610755
|
Filing Dt:
|
01/30/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
3D MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2017
|
Application #:
|
14610977
|
Filing Dt:
|
01/30/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
CONTINUOUS PAGE READ FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2018
|
Application #:
|
14611514
|
Filing Dt:
|
02/02/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
Electrically Conductive Laminate Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14611868
|
Filing Dt:
|
02/02/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
REDISTRIBUTION STRUCTURES FOR MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14612103
|
Filing Dt:
|
02/02/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
REARRANGING PROGRAMMING DATA TO AVOID HARD ERRORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14612926
|
Filing Dt:
|
02/03/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
METHODS OF EXPOSING CONDUCTIVE VIAS OF SEMICONDUCTOR DEVICES AND RELATED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14613192
|
Filing Dt:
|
02/03/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR LOW POWER COUNTING CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14613636
|
Filing Dt:
|
02/04/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
14613876
|
Filing Dt:
|
02/04/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
Gated Bipolar Junction Transistors, Memory Arrays, and Methods of Forming Gated Bipolar Junction Transistors
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14614247
|
Filing Dt:
|
02/04/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES WITH ACCESSIBLE ELECTRODES AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2018
|
Application #:
|
14614382
|
Filing Dt:
|
02/04/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
WAFER-LEVEL SOLID STATE TRANSDUCER PACKAGING TRANSDUCERS INCLUDING SEPARATORS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14614623
|
Filing Dt:
|
02/05/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
TRANSLATION LAYER IN A SOLID STATE STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14615188
|
Filing Dt:
|
02/05/2015
|
Title:
|
Electronic Device, Memory Cell, And Method Of Flowing Electric Current
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14615788
|
Filing Dt:
|
02/06/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
APPARATUS AND METHOD FOR READING A PHASE-CHANGE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14615830
|
Filing Dt:
|
02/06/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
THREE-DIMENSIONAL DEVICES HAVING REDUCED CONTACT LENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14615896
|
Filing Dt:
|
02/06/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
INDEPENDENT CONTROL OF STACKED ELECTRONIC MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2019
|
Application #:
|
14615963
|
Filing Dt:
|
02/06/2015
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
DUAL RESISTANCE HEATER FOR PHASE CHANGE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
14616215
|
Filing Dt:
|
02/06/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
ERROR DETECTION OR CORRECTION OF STORED SIGNALS AFTER ONE OR MORE HEAT EVENTS IN ONE OR MORE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14616468
|
Filing Dt:
|
02/06/2015
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
BLOCK ADDRESSING FOR PARALLEL MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14617375
|
Filing Dt:
|
02/09/2015
|
Publication #:
|
|
Pub Dt:
|
08/11/2016
| | | | |
Title:
|
BONDING PADS WITH THERMAL PATHWAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14617423
|
Filing Dt:
|
02/09/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
SEMICONDUCTOR GROWTH SUBSTRATES AND ASSOCIATED SYSTEMS AND METHODS FOR DIE SINGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
14617523
|
Filing Dt:
|
02/09/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
COMPUTER MODULES WITH SMALL THICKNESSES AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2018
|
Application #:
|
14617668
|
Filing Dt:
|
02/09/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
ETCHED TRENCHES IN BOND MATERIALS FOR DIE SINGULATION, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14617736
|
Filing Dt:
|
02/09/2015
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
EXECUTE-IN-PLACE MODE CONFIGURATION FOR SERIAL NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14617784
|
Filing Dt:
|
02/09/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
MEMORY DEVICE HAVING ADDRESS AND COMMAND SELECTABLE CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
14618709
|
Filing Dt:
|
02/10/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
SYSTEMS AND METHODS TO SELECTIVELY CONNECT ANTENNAS TO RECEIVE AND BACKSCATTER RADIO FREQUENCY SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14618936
|
Filing Dt:
|
02/10/2015
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
METHODS OF FORMING MEMORY CELLS HAVING REGIONS CONTAINING ONE OR BOTH OF CARBON AND BORON.
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2017
|
Application #:
|
14619243
|
Filing Dt:
|
02/11/2015
|
Publication #:
|
|
Pub Dt:
|
08/11/2016
| | | | |
Title:
|
DRAIN SELECT GATE FORMATION METHODS AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14620474
|
Filing Dt:
|
02/12/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
INTEGRITY OF AN ADDRESS BUS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14620852
|
Filing Dt:
|
02/12/2015
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
MEMORY DEVICE HAVING CONTROLLER WITH LOCAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14620974
|
Filing Dt:
|
02/12/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
METHOD, SYSTEM, AND DEVICE FOR HEATING A PHASE CHANGE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14622031
|
Filing Dt:
|
02/13/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR COMPENSATING FOR POWER SUPPLY SENSITIVITIES OF A CIRCUIT IN A CLOCK PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14622520
|
Filing Dt:
|
02/13/2015
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCLUDING OUTPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14623749
|
Filing Dt:
|
02/17/2015
|
Title:
|
MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
14624298
|
Filing Dt:
|
02/17/2015
|
Publication #:
|
|
Pub Dt:
|
08/18/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGE WITH MIRROR MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2018
|
Application #:
|
14624692
|
Filing Dt:
|
02/18/2015
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
POWER INTERRUPT MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14625186
|
Filing Dt:
|
02/18/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
Methods Applying a Non-Zero Voltage Differential Across a Memory Cell Not Involved in an Access Operation
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14625325
|
Filing Dt:
|
02/18/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR DIE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14625501
|
Filing Dt:
|
02/18/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
SELF-IDENTIFYING SOLID-STATE TRANSDUCER MODULES AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2019
|
Application #:
|
14626540
|
Filing Dt:
|
02/19/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
ARCHITECTURE FOR 3-D NAND MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14626573
|
Filing Dt:
|
02/19/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2020
|
Application #:
|
14626575
|
Filing Dt:
|
02/19/2015
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SEMICONDUCTOR DIE HEAT DISSIPATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14627335
|
Filing Dt:
|
02/20/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
METHOD, SYSTEM AND DEVICE FOR PHASE CHANGE MEMORY WITH SHUNT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14628824
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
Title:
|
APPARATUSES AND METHODS OF READING MEMORY CELLS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14628825
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
BONDED STRAINED SEMICONDUCTOR WITH A DESIRED SURFACE ORIENTATION AND CONDUCTANCE DIRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14629094
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
STACKED PACKAGED INTEGRATED CIRCUIT DEVICES, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14629127
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
SEMICONDUCTOR APPARATUS INCLUDING OUTPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14629228
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
MEMORY CONTROLLER SUPPORTING RATE-COMPATIBLE PUNCTURED CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14629296
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
FUSES, AND METHODS OF FORMING AND USING FUSES
|
|