|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14628824
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
Title:
|
APPARATUSES AND METHODS OF READING MEMORY CELLS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14628825
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
BONDED STRAINED SEMICONDUCTOR WITH A DESIRED SURFACE ORIENTATION AND CONDUCTANCE DIRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14629094
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
STACKED PACKAGED INTEGRATED CIRCUIT DEVICES, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14629127
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
SEMICONDUCTOR APPARATUS INCLUDING OUTPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14629228
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
MEMORY CONTROLLER SUPPORTING RATE-COMPATIBLE PUNCTURED CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14629296
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
FUSES, AND METHODS OF FORMING AND USING FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14629555
|
Filing Dt:
|
02/24/2015
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES AND ARRAYS OF VERTICAL TRANSISTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14632343
|
Filing Dt:
|
02/26/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
APPARATUS AND METHODS OF PROGRAMMING MEMORY CELLS USING ADJUSTABLE CHARGE STATE LEVEL(S)
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
14632434
|
Filing Dt:
|
02/26/2015
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING A COUPLED PHOTONIC STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14632556
|
Filing Dt:
|
02/26/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
MEMORY PROGRAM DISTURB REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14632791
|
Filing Dt:
|
02/26/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
FAST PROGRAMMING MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14633189
|
Filing Dt:
|
02/27/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
METHOD FOR PROVIDING ELECTRICAL CONNECTIONS TO SPACED CONDUCTIVE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14633287
|
Filing Dt:
|
02/27/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
PROGRAMMING METHODS AND MEMORIES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14635023
|
Filing Dt:
|
03/02/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
METHODS FOR DEVICE FABRICATION USING PITCH REDUCTION AND RELATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14635618
|
Filing Dt:
|
03/02/2015
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
ASYMMETRIC CHIP-TO-CHIP INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14635888
|
Filing Dt:
|
03/02/2015
|
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLY WITH UNDERFILL CONTAINMENT CAVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14635894
|
Filing Dt:
|
03/02/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING FUSE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
14636447
|
Filing Dt:
|
03/03/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
CIRCUIT, SYSTEM AND METHOD FOR CONTROLLING READ LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2018
|
Application #:
|
14637158
|
Filing Dt:
|
03/03/2015
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
CONNECTIONS FOR MEMORY ELECTRODE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14638831
|
Filing Dt:
|
03/04/2015
|
Title:
|
DRAM-BASED ANTI-FUSE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14638836
|
Filing Dt:
|
03/04/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
DEVICE AND APPARATUS HAVING ADDRESS AND COMMAND INPUT PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2018
|
Application #:
|
14639293
|
Filing Dt:
|
03/05/2015
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
TESTING IMPEDANCE ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
14639375
|
Filing Dt:
|
03/05/2015
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
CIRCUITS FOR IMPEDANCE ADJUSTMENT HAVING MULTIPLE TERMINATION DEVICES WITH SWITCHABLE RESISTANCES AND METHODS OF ADJUSTING IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14639807
|
Filing Dt:
|
03/05/2015
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
MEMORY READ APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14642411
|
Filing Dt:
|
03/09/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING SUBWORD DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14643199
|
Filing Dt:
|
03/10/2015
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
SHAPING CODES FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2018
|
Application #:
|
14644365
|
Filing Dt:
|
03/11/2015
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
TEMPERATURE RELATED ERROR MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14645106
|
Filing Dt:
|
03/11/2015
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
METHOD AND APPARATUS FOR FIELD FIRMWARE UPDATES IN DATA STORAGE SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14645124
|
Filing Dt:
|
03/11/2015
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
DEVICE HAVING MULTIPLE SWITCHING BUFFERS FOR DATA PATHS CONTROLLED BASED ON IO CONFIGURATION MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14645257
|
Filing Dt:
|
03/11/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
SYNCHRONIZED SEMICONDUCTOR DEVICE WITH PHASE ADJUSTMENT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14656908
|
Filing Dt:
|
03/13/2015
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
STATE DETERMINATION IN RESISTANCE VARIABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
14656980
|
Filing Dt:
|
03/13/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
Data Line Arrangement and Pillar Arrangement in Apparatuses
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14657252
|
Filing Dt:
|
03/13/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
DEVICES INCLUDING MEMORY ARRAYS, ROW DECODER CIRCUITRIES AND COLUMN DECODER CIRCUITRIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14657545
|
Filing Dt:
|
03/13/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
ANALOG ASSISTED DIGITAL SWITCH REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14657878
|
Filing Dt:
|
03/13/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
HIGH PERFORMANCE MEMORY CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14657912
|
Filing Dt:
|
03/13/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14658798
|
Filing Dt:
|
03/16/2015
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH SELF-ALIGNED VERTICAL HEATER AND LOW RESISTIVITY INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14660219
|
Filing Dt:
|
03/17/2015
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
DATA SHIFTING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2019
|
Application #:
|
14660759
|
Filing Dt:
|
03/17/2015
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
Semiconductor Device Including Fully-Silicided Liner Extending Over A Contact Plug And Insulating Layer
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
14661706
|
Filing Dt:
|
03/18/2015
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
VOLTAGE REGULATOR WITH CURRENT FEEDBACK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14661992
|
Filing Dt:
|
03/18/2015
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
TWO-STAGE PHASE MIXER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2018
|
Application #:
|
14662280
|
Filing Dt:
|
03/19/2015
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
PROGRAMMING INTERRUPTION MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14662524
|
Filing Dt:
|
03/19/2015
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
PHOTONIC DEVICE STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14662918
|
Filing Dt:
|
03/19/2015
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR STRUCTURES INCLUDING TIGHT PITCH CONTACTS AND LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2017
|
Application #:
|
14662920
|
Filing Dt:
|
03/19/2015
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
Constructions Comprising Stacked Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14663179
|
Filing Dt:
|
03/19/2015
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
MEMORY CELL SENSING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14663740
|
Filing Dt:
|
03/20/2015
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
Semiconductor Device Having Shallow Trench Isolation and Method of Forming the Same
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2018
|
Application #:
|
14663878
|
Filing Dt:
|
03/20/2015
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A SEMICONDUCTOR SUBSTRATE, A PILLAR, AND A BEAM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2018
|
Application #:
|
14664547
|
Filing Dt:
|
03/20/2015
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
MEMORY DEVICES AND METHODS FOR MANAGING ERROR REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14664572
|
Filing Dt:
|
03/20/2015
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
ZrA1ON FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14665718
|
Filing Dt:
|
03/23/2015
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
SEMICONDUCTOR ASSEMBLIES, STACKED SEMICONDUCTOR DEVICES, AND METHODS OF MANUFACTURING SEMICONDUCTOR ASSEMBLIES AND STACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14666002
|
Filing Dt:
|
03/23/2015
|
Publication #:
|
|
Pub Dt:
|
09/29/2016
| | | | |
Title:
|
Integrated Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14667385
|
Filing Dt:
|
03/24/2015
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
FORTIFICATION OF CHARGE-STORING MATERIAL IN HIGH-K DIELECTRIC ENVIRONMENTS AND RESULTING APPARATUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14667442
|
Filing Dt:
|
03/24/2015
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
VOLTAGE GENERATOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2018
|
Application #:
|
14667868
|
Filing Dt:
|
03/25/2015
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR COMPARING DATA PATTERNS IN MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14667924
|
Filing Dt:
|
03/25/2015
|
Publication #:
|
|
Pub Dt:
|
09/29/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING CONDUCTIVE VIAS AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14668149
|
Filing Dt:
|
03/25/2015
|
Publication #:
|
|
Pub Dt:
|
09/29/2016
| | | | |
Title:
|
PLANTS AND SEEDS OF CORN VARIETY CV008343
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14668667
|
Filing Dt:
|
03/25/2015
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
STACKED DEVICE DETECTION AND IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14668724
|
Filing Dt:
|
03/25/2015
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING SEMICONDUCTOR CHIPS MOUNTED OVER BOTH SURFACES OF SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14668812
|
Filing Dt:
|
03/25/2015
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
APPARATUS AND METHODS TO PERFORM READ-WHILE WRITE (RWW) OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2018
|
Application #:
|
14669612
|
Filing Dt:
|
03/26/2015
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
STAMPS AND METHODS OF FORMING A PATTERN ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14669705
|
Filing Dt:
|
03/26/2015
|
Title:
|
MEMORY WITH TEMPERATURE COEFFICIENT TRIMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14669780
|
Filing Dt:
|
03/26/2015
|
Publication #:
|
|
Pub Dt:
|
09/29/2016
| | | | |
Title:
|
SEMICONDUCTOR DIE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14670978
|
Filing Dt:
|
03/27/2015
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
MULTI-DEVICE MEMORY SERIAL ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
14672870
|
Filing Dt:
|
03/30/2015
|
Publication #:
|
|
Pub Dt:
|
07/23/2015
| | | | |
Title:
|
COMPOSITIONS FOR ETCHING POLYSILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
14673732
|
Filing Dt:
|
03/30/2015
|
Publication #:
|
|
Pub Dt:
|
07/23/2015
| | | | |
Title:
|
MULTIPLE DATA CHANNEL MEMORY MODULE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14674127
|
Filing Dt:
|
03/31/2015
|
Publication #:
|
|
Pub Dt:
|
10/06/2016
| | | | |
Title:
|
Methods of Fabricating Features Associated With Semiconductor Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14674297
|
Filing Dt:
|
03/31/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
MEMORY DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14674302
|
Filing Dt:
|
03/31/2015
|
Title:
|
Methods of Fabricating Features Associated With Semiconductor Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14674447
|
Filing Dt:
|
03/31/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
Methods of Forming a Substrate Opening
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
14674476
|
Filing Dt:
|
03/31/2015
|
Publication #:
|
|
Pub Dt:
|
07/23/2015
| | | | |
Title:
|
Substrate Mask Patterns, Methods Of Forming A Structure On A Substrate, Methods Of Forming A Square Lattice Pattern From An Oblique Lattice Pattern, And Methods Of Forming A Pattern On A Substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
14675149
|
Filing Dt:
|
03/31/2015
|
Publication #:
|
|
Pub Dt:
|
10/06/2016
| | | | |
Title:
|
APPARATUSES FOR RESETTING AN ADDRESS COUNTER DURING REFRESH OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
14675172
|
Filing Dt:
|
03/31/2015
|
Publication #:
|
|
Pub Dt:
|
07/23/2015
| | | | |
Title:
|
AUTONOMOUS MEMORY SUBSYSTEM ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
14677445
|
Filing Dt:
|
04/02/2015
|
Publication #:
|
|
Pub Dt:
|
10/06/2016
| | | | |
Title:
|
METHODS OF FORMING NANOSTRUCTURES USING SELF-ASSEMBLED NUCLEIC ACIDS, AND NANOSTRUCTURES THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2018
|
Application #:
|
14677571
|
Filing Dt:
|
04/02/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
MEMORY CELLS AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2021
|
Application #:
|
14677712
|
Filing Dt:
|
04/02/2015
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SECURING AN ACCESS PROTECTION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2018
|
Application #:
|
14678085
|
Filing Dt:
|
04/03/2015
|
Publication #:
|
|
Pub Dt:
|
10/06/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING THROUGH-SILICON-VIA AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2018
|
Application #:
|
14678375
|
Filing Dt:
|
04/03/2015
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR FIXING A LOGIC LEVEL OF AN INTERNAL SIGNAL LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14679488
|
Filing Dt:
|
04/06/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
APPARATUSES INCLUDING STAIR-STEP STRUCTURES AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14679527
|
Filing Dt:
|
04/06/2015
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
SCALABLE, PARAMETERIZABLE, AND SCRIPT-GENERATABLE BUFFER MANAGER ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14679703
|
Filing Dt:
|
04/06/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
N-type Field Effect Transistors, Arrays Comprising N-type Vertically-Oriented Transistors, Methods Of Forming An N-type Field Effect Transistor, And Methods Of Forming An Array Comprising Vertically-Oriented N-type Transistors
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14679745
|
Filing Dt:
|
04/06/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
MEMORY DEVICE WITH REDUCED NEIGHBOR MEMORY CELL DISTURBANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14679781
|
Filing Dt:
|
04/06/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
METHODS AND APPARATUSES FOR PROGRAMMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14679834
|
Filing Dt:
|
04/06/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
METHODS AND SYSTEMS FOR RELEASABLY ATTACHING SUPPORT MEMBERS TO MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14679845
|
Filing Dt:
|
04/06/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
Semiconductor structures comprising at least one through-substrate via filled with conductive materials
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2020
|
Application #:
|
14679926
|
Filing Dt:
|
04/06/2015
|
Publication #:
|
|
Pub Dt:
|
10/06/2016
| | | | |
Title:
|
INTEGRATED STRUCTURES OF VERTICALLY-STACKED MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14680431
|
Filing Dt:
|
04/07/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTION FORMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2019
|
Application #:
|
14680614
|
Filing Dt:
|
04/07/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
MEMORY CONTROLLERS, MEMORY SYSTEMS, SOLID STATE DRIVES AND METHODS FOR PROCESSING A NUMBER OF COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2018
|
Application #:
|
14681564
|
Filing Dt:
|
04/08/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
PHYSICAL PAGE, LOGICAL PAGE, AND CODEWORD CORRESPONDENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14681618
|
Filing Dt:
|
04/08/2015
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
THRESHOLD VOLTAGE MARGIN ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2017
|
Application #:
|
14681884
|
Filing Dt:
|
04/08/2015
|
Publication #:
|
|
Pub Dt:
|
10/13/2016
| | | | |
Title:
|
METHODS OF FORMING CONTACTS FOR A SEMICONDUCTOR DEVICE STRUCTURE, AND RELATED METHODS OF FORMING A SEMICONDUCTOR DEVICE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14682762
|
Filing Dt:
|
04/09/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
SUB-BLOCK DISABLING IN 3D MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
14682967
|
Filing Dt:
|
04/09/2015
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING FUSE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2018
|
Application #:
|
14683844
|
Filing Dt:
|
04/10/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
ANTIBLOOMING IMAGING APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14684110
|
Filing Dt:
|
04/10/2015
|
Publication #:
|
|
Pub Dt:
|
10/13/2016
| | | | |
Title:
|
Magnetic Tunnel Junctions, Methods Used While Forming Magnetic Tunnel Junctions, And Methods Of Forming Magnetic Tunnel Junctions
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2018
|
Application #:
|
14684192
|
Filing Dt:
|
04/10/2015
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES HAVING IMPROVED COLOR UNIFORMITY AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14685236
|
Filing Dt:
|
04/13/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
MAGNETIC MEMORY CELLS AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
14685316
|
Filing Dt:
|
04/13/2015
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
ERROR CONTROL IN MEMORY STORAGE SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
14685525
|
Filing Dt:
|
04/13/2015
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
METHODS FOR INTEGRATED CIRCUIT FABRICATION WITH PROTECTIVE COATING FOR PLANARIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14686092
|
Filing Dt:
|
04/14/2015
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
METHODS OF OPERATING MEMORY DEVICES
|
|