skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036550/0001   Pages: 983
Recorded: 09/03/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
12/10/2002
Application #:
09878681
Filing Dt:
06/11/2001
Publication #:
Pub Dt:
04/18/2002
Title:
SILICON-ON-INSULATOR CHIP HAVING AN ISOLATION BARRIER FOR RELIABILITY
2
Patent #:
Issue Dt:
02/03/2004
Application #:
09878804
Filing Dt:
06/11/2001
Publication #:
Pub Dt:
10/18/2001
Title:
SEMICONDUCTOR CHIP HAVING BOTH COMPACT MEMORY AND HIGH PERFORMANCE LOGIC
3
Patent #:
NONE
Issue Dt:
Application #:
09878845
Filing Dt:
06/11/2001
Publication #:
Pub Dt:
10/11/2001
Title:
Transfer layer repair process for attenuated masks
4
Patent #:
Issue Dt:
06/03/2003
Application #:
09878930
Filing Dt:
06/12/2001
Publication #:
Pub Dt:
02/21/2002
Title:
HETEROJUNCTION BIPOLAR TRANSISTOR WITH SILICON-GERMANIUM BASE
5
Patent #:
Issue Dt:
05/10/2005
Application #:
09879105
Filing Dt:
06/13/2001
Publication #:
Pub Dt:
12/19/2002
Title:
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) GATE STACK WITH HIGH DIELECTRIC CONSTANT GATE DIELECTRIC AND INTEGRATED DIFFUSION BARRIER
6
Patent #:
Issue Dt:
07/06/2004
Application #:
09879530
Filing Dt:
06/12/2001
Publication #:
Pub Dt:
12/12/2002
Title:
METHOD AND STRUCTURE FOR BURIED CIRCUITS AND DEVICES
7
Patent #:
Issue Dt:
10/21/2003
Application #:
09879579
Filing Dt:
06/12/2001
Publication #:
Pub Dt:
12/12/2002
Title:
COMPACT BODY FOR SILICON-ON-INSULATOR TRANSISTORS REQUIRING NO ADDITIONAL LAYOUT AREA
8
Patent #:
Issue Dt:
07/22/2003
Application #:
09879590
Filing Dt:
06/12/2001
Publication #:
Pub Dt:
12/12/2002
Title:
METHOD OF MANUFACTURING DUAL GATE LOGIC DEVICES
9
Patent #:
Issue Dt:
04/05/2005
Application #:
09879653
Filing Dt:
06/12/2001
Publication #:
Pub Dt:
12/12/2002
Title:
UNIFIED SRAM CACHE SYSTEM FOR AN EMBEDDED DRAM SYSTEM HAVING A MICRO-CELL ARCHITECTURE
10
Patent #:
Issue Dt:
03/25/2003
Application #:
09880598
Filing Dt:
06/13/2001
Publication #:
Pub Dt:
12/19/2002
Title:
TIMING CIRCUIT AND METHOD FOR A COMPILABLE DRAM
11
Patent #:
Issue Dt:
12/16/2003
Application #:
09881070
Filing Dt:
06/14/2001
Publication #:
Pub Dt:
12/19/2002
Title:
STRUCTURE HAVING EMBEDDED FLUSH CIRCUITRY FEATURES AND METHOD OF FABRICATING
12
Patent #:
Issue Dt:
07/16/2002
Application #:
09881466
Filing Dt:
06/14/2001
Publication #:
Pub Dt:
10/11/2001
Title:
METHOD FOR PREVENTING ADHESIVE BLEED ONTO SURFACES
13
Patent #:
Issue Dt:
07/15/2003
Application #:
09881817
Filing Dt:
06/18/2001
Publication #:
Pub Dt:
01/02/2003
Title:
METHOD OF CONTROLLING ADDITIVES IN COPPER PLATING BATHS
14
Patent #:
Issue Dt:
03/14/2006
Application #:
09882006
Filing Dt:
06/15/2001
Publication #:
Pub Dt:
04/10/2003
Title:
NOISE REMOVAL IN MULTIBYTE TEXT ENCODINGS USING STATISTICAL MODELS
15
Patent #:
Issue Dt:
08/27/2002
Application #:
09882095
Filing Dt:
06/15/2001
Title:
SURFACE ENGINEERING TO PREVENT EPI GROWTH ON GATE POLY DURING SELECTIVE EPI PROCESSING
16
Patent #:
Issue Dt:
07/01/2003
Application #:
09882250
Filing Dt:
06/15/2001
Title:
ANTI-SPACER STRUCTURE FOR IMPROVED GATE ACTIVATION
17
Patent #:
Issue Dt:
01/28/2003
Application #:
09882749
Filing Dt:
06/15/2001
Publication #:
Pub Dt:
12/19/2002
Title:
HIGH-DIELECTRIC CONSTANT INSULATORS FOR FEOL CAPACITORS
18
Patent #:
Issue Dt:
12/16/2003
Application #:
09883433
Filing Dt:
06/18/2001
Publication #:
Pub Dt:
10/18/2001
Title:
METHOD FOR FORMING AN ANTENNA AND A RADIO FREQUENCY TRANSPONDER
19
Patent #:
NONE
Issue Dt:
Application #:
09883981
Filing Dt:
06/20/2001
Publication #:
Pub Dt:
11/01/2001
Title:
Low cost shallow trench isolation using non-conformal dielectric material
20
Patent #:
NONE
Issue Dt:
Application #:
09884670
Filing Dt:
06/19/2001
Publication #:
Pub Dt:
12/19/2002
Title:
Divot reduction in SIMOX layers
21
Patent #:
Issue Dt:
01/03/2006
Application #:
09884778
Filing Dt:
06/19/2001
Publication #:
Pub Dt:
12/19/2002
Title:
METHOD AND APPARATUS TO ESTABLISH CIRCUIT LAYERS INTERCONNECTIONS
22
Patent #:
NONE
Issue Dt:
Application #:
09885792
Filing Dt:
06/20/2001
Publication #:
Pub Dt:
12/26/2002
Title:
Non-self-aligned SiGe heterojunction bipolar transistor
23
Patent #:
Issue Dt:
06/27/2006
Application #:
09885853
Filing Dt:
06/20/2001
Publication #:
Pub Dt:
12/26/2002
Title:
EXTENSION OF FATIGUE LIFE FOR C4 SOLDER BALL TO CHIP CONNECTION
24
Patent #:
NONE
Issue Dt:
Application #:
09886192
Filing Dt:
06/21/2001
Publication #:
Pub Dt:
12/26/2002
Title:
Data storage on a computer disk array
25
Patent #:
Issue Dt:
11/01/2005
Application #:
09886823
Filing Dt:
06/21/2001
Publication #:
Pub Dt:
12/26/2002
Title:
DOUBLE GATED VERTICAL TRANSISTOR WITH DIFFERENT FIRST AND SECOND GATE MATERIALS
26
Patent #:
NONE
Issue Dt:
Application #:
09887472
Filing Dt:
06/25/2001
Publication #:
Pub Dt:
10/25/2001
Title:
Planar mixed SOI-bulk substrate for microelectronic applications
27
Patent #:
Issue Dt:
08/31/2004
Application #:
09887792
Filing Dt:
06/22/2001
Publication #:
Pub Dt:
12/26/2002
Title:
PROCESS INDEPENDENT SOURCE SYNCHRONOUS DATA CAPTURE APPARATUS AND METHOD
28
Patent #:
Issue Dt:
01/28/2003
Application #:
09888777
Filing Dt:
06/25/2001
Publication #:
Pub Dt:
12/26/2002
Title:
HIGH MOBILITY FETS USING AL2O3 AS A GATE OXIDE
29
Patent #:
Issue Dt:
04/01/2003
Application #:
09892026
Filing Dt:
06/26/2001
Publication #:
Pub Dt:
12/26/2002
Title:
REDUNDANT MEMORY ARRAY HAVING DUAL-USE REPAIR ELEMENTS
30
Patent #:
Issue Dt:
04/01/2003
Application #:
09892234
Filing Dt:
06/26/2001
Publication #:
Pub Dt:
11/15/2001
Title:
POROUS DIELECTRIC MATERIAL AND ELECTRONIC DEVICES FABRICATED THEREWITH
31
Patent #:
Issue Dt:
04/22/2003
Application #:
09892396
Filing Dt:
06/27/2001
Publication #:
Pub Dt:
01/02/2003
Title:
SAVING CONTENT ADDRESSABLE MEMORY POWER THROUGH CONDITIONAL COMPARISONS
32
Patent #:
Issue Dt:
09/24/2002
Application #:
09893206
Filing Dt:
06/27/2001
Title:
PROCESS OF CLEANING SEMICONDUCTOR PROCESSING, HANDLING AND MANUFACTURING EQUIPMENT
33
Patent #:
Issue Dt:
10/01/2002
Application #:
09893208
Filing Dt:
06/27/2001
Title:
PROCESS AND APPARATUS FOR CLEANING FILTERS
34
Patent #:
Issue Dt:
05/21/2002
Application #:
09894336
Filing Dt:
06/28/2001
Title:
BURIED STRAP FOR DRAM USING JUNCTION ISOLATION TECHNIQUE
35
Patent #:
Issue Dt:
05/06/2003
Application #:
09894337
Filing Dt:
06/28/2001
Publication #:
Pub Dt:
01/02/2003
Title:
PROCESS FOR FORMING FUSIBLE LINKS
36
Patent #:
Issue Dt:
09/24/2002
Application #:
09894692
Filing Dt:
06/28/2001
Publication #:
Pub Dt:
11/01/2001
Title:
MICRO-FLEX TECHNOLOGY IN SEMICONDUCTOR PACKAGES
37
Patent #:
Issue Dt:
09/03/2002
Application #:
09894706
Filing Dt:
06/28/2001
Publication #:
Pub Dt:
11/08/2001
Title:
MICRO-FLEX TECHNOLOGY IN SEMICONDUCTOR PACKAGES
38
Patent #:
NONE
Issue Dt:
Application #:
09895198
Filing Dt:
07/02/2001
Publication #:
Pub Dt:
11/01/2001
Title:
Lateral patterning
39
Patent #:
Issue Dt:
10/21/2003
Application #:
09895624
Filing Dt:
06/28/2001
Title:
PROCESS FOR USING BILAYER PHOTORESIST
40
Patent #:
Issue Dt:
12/02/2003
Application #:
09895650
Filing Dt:
06/29/2001
Publication #:
Pub Dt:
01/02/2003
Title:
THERMAL PASTE FOR LOW TEMPERATURE APPLICATIONS
41
Patent #:
Issue Dt:
09/16/2003
Application #:
09895672
Filing Dt:
06/29/2001
Publication #:
Pub Dt:
01/02/2003
Title:
STRUCTURE AND METHODS FOR PROCESS INTEGRATION IN VERTICAL DRAM CELL FABRICATION
42
Patent #:
Issue Dt:
09/03/2002
Application #:
09896204
Filing Dt:
06/29/2001
Title:
DUAL-RIE STRUCTURE FOR VIA/LINE INTERCONNECTIONS
43
Patent #:
Issue Dt:
02/24/2004
Application #:
09896538
Filing Dt:
06/29/2001
Publication #:
Pub Dt:
01/09/2003
Title:
THIOPHENE-CONTAINING PHOTO ACID GENERATORS FOR PHOTOLITHOGRAPHY
44
Patent #:
Issue Dt:
04/15/2003
Application #:
09896745
Filing Dt:
06/29/2001
Publication #:
Pub Dt:
01/02/2003
Title:
METHOD AND APPARATUS FOR WRITING OPERATION IN SRAM CELLS EMPLOYING PFETS PASS GATES
45
Patent #:
Issue Dt:
09/13/2005
Application #:
09897200
Filing Dt:
07/02/2001
Publication #:
Pub Dt:
01/02/2003
Title:
SEMICONDUCTOR DEVICES CONTAINING A DISCONTINUOUS CAP LAYER AND METHODS FOR FORMING SAME
46
Patent #:
Issue Dt:
08/06/2002
Application #:
09897868
Filing Dt:
07/02/2001
Title:
STRUCTURE AND METHOD OF FABRICATING EMBEDDED VERTICAL DRAM ARRAYS WITH SILICIDED BITLINE AND POLYSILICON INTERCONNECT
47
Patent #:
Issue Dt:
02/08/2005
Application #:
09898039
Filing Dt:
07/05/2001
Publication #:
Pub Dt:
01/09/2003
Title:
METHOD OF FORMING LATTICE-MATCHED STRUCTURE ON SILICON AND STRUCTURE FORMED THEREBY
48
Patent #:
Issue Dt:
04/01/2003
Application #:
09898434
Filing Dt:
07/03/2001
Publication #:
Pub Dt:
01/09/2003
Title:
INTEGRATED REDUNDANCY ARCHITECTURE SYSTEM FOR AN EMBEDDED DRAM
49
Patent #:
Issue Dt:
06/29/2004
Application #:
09899957
Filing Dt:
07/06/2001
Publication #:
Pub Dt:
01/09/2003
Title:
METHOD OF CONTROLLING FLOATING BODY EFFECTS IN AN ASYMMETRICAL SOI DEVICE
50
Patent #:
NONE
Issue Dt:
Application #:
09900302
Filing Dt:
07/06/2001
Publication #:
Pub Dt:
01/09/2003
Title:
Logic or circuit
51
Patent #:
Issue Dt:
05/21/2002
Application #:
09901848
Filing Dt:
07/09/2001
Publication #:
Pub Dt:
11/22/2001
Title:
PROCESS FOR MANUFACTURING A MULTI-LAYER CIRCUIT BOARD
52
Patent #:
Issue Dt:
03/20/2007
Application #:
09902140
Filing Dt:
07/10/2001
Publication #:
Pub Dt:
02/07/2002
Title:
AUTOMATIC CHECK FOR CYCLIC OPERATING CONDITIONS FOR SOI CIRCUIT SIMULATION
53
Patent #:
Issue Dt:
01/20/2009
Application #:
09902374
Filing Dt:
07/10/2001
Publication #:
Pub Dt:
01/16/2003
Title:
METHODOLOGY FOR CRITICAL DIMENSION METROLOGY USING STEPPER FOCUS MONITOR INFORMATION
54
Patent #:
Issue Dt:
01/28/2003
Application #:
09902830
Filing Dt:
07/11/2001
Publication #:
Pub Dt:
01/16/2003
Title:
METHOD OF FABRICATING SIO2 SPACERS AND ANNEALING CAPS
55
Patent #:
Issue Dt:
05/17/2005
Application #:
09902859
Filing Dt:
07/11/2001
Publication #:
Pub Dt:
02/20/2003
Title:
METHOD AND APPARATUS FOR LOW DENSITY PARITY CHECK ENCODING OF DATA
56
Patent #:
Issue Dt:
07/30/2002
Application #:
09903820
Filing Dt:
07/12/2001
Publication #:
Pub Dt:
11/15/2001
Title:
PROCESS OF FORMING A THICK OXIDE FIELD EFFECT TRANSISTOR
57
Patent #:
Issue Dt:
12/21/2004
Application #:
09907387
Filing Dt:
07/17/2001
Publication #:
Pub Dt:
01/23/2003
Title:
INTEGRATED REAL-TIME DATA TRACING WITH LOW PIN COUNT OUTPUT
58
Patent #:
Issue Dt:
09/16/2003
Application #:
09909211
Filing Dt:
07/19/2001
Publication #:
Pub Dt:
12/13/2001
Title:
METHOD OF MANUFACTURING FINE PITCH CIRCUITIZATION WITH FILLED PLATED THROUGH HOLES
59
Patent #:
Issue Dt:
09/02/2003
Application #:
09909307
Filing Dt:
07/19/2001
Publication #:
Pub Dt:
01/23/2003
Title:
ALL-IN-ONE DISPOSABLE/PERMANENT SPACER ELEVATED SOURCE/DRAIN, SELF-ALIGNED SILICIDE CMOS
60
Patent #:
Issue Dt:
05/27/2003
Application #:
09910380
Filing Dt:
07/20/2001
Publication #:
Pub Dt:
01/23/2003
Title:
CARBON-GRADED LAYER FOR IMPROVED ADHESION OF LOW-K DIELECTRICS TO SILICON SUBSTRATES
61
Patent #:
Issue Dt:
09/17/2002
Application #:
09910981
Filing Dt:
07/23/2001
Title:
METHOD FOR MANUFACTURE OF IMPROVED DEEP TRENCH EDRAM CAPACITOR AND STRUCTURE PRODUCED THEREBY
62
Patent #:
Issue Dt:
02/22/2005
Application #:
09911069
Filing Dt:
07/23/2001
Publication #:
Pub Dt:
03/07/2002
Title:
CONDUCTIVE POLYMER INTERCONNECTION CONFIGURATIONS
63
Patent #:
Issue Dt:
07/30/2002
Application #:
09911270
Filing Dt:
07/23/2001
Publication #:
Pub Dt:
02/21/2002
Title:
CONDUCTIVE ADHESIVE HAVING A PALLADIUM MATRIX INTERFACE BETWEEN TWO METAL SURFACES
64
Patent #:
Issue Dt:
11/11/2003
Application #:
09915061
Filing Dt:
07/25/2001
Publication #:
Pub Dt:
01/30/2003
Title:
GROUNDED BODY SOI SRAM CELL
65
Patent #:
Issue Dt:
04/22/2008
Application #:
09915437
Filing Dt:
07/26/2001
Publication #:
Pub Dt:
01/30/2003
Title:
METHOD OF LOGIC CIRCUIT SYNTHESIS AND DESIGN USING A DYNAMIC CIRCUIT LIBRARY
66
Patent #:
Issue Dt:
07/08/2003
Application #:
09915932
Filing Dt:
07/26/2001
Publication #:
Pub Dt:
08/22/2002
Title:
METHOD FOR FORMING ELECTROMIGRATION-RESISTANT STRUCTURES BY DOPING
67
Patent #:
Issue Dt:
02/11/2003
Application #:
09917059
Filing Dt:
07/27/2001
Publication #:
Pub Dt:
01/30/2003
Title:
SENSE AMPLIFIER THRESHOLD COMPENSATION
68
Patent #:
Issue Dt:
11/25/2003
Application #:
09917370
Filing Dt:
07/27/2001
Publication #:
Pub Dt:
03/20/2003
Title:
SYSTEM FOR CONVERTING OPTICAL BEAMS TO COLLIMATED FLAT-TOP BEAMS
69
Patent #:
Issue Dt:
11/08/2005
Application #:
09918809
Filing Dt:
07/31/2001
Publication #:
Pub Dt:
02/06/2003
Title:
ADAPTIVE PHASE LOCKED LOOP
70
Patent #:
Issue Dt:
01/21/2003
Application #:
09918830
Filing Dt:
08/01/2001
Publication #:
Pub Dt:
02/06/2003
Title:
DYNAMIC PRECHARGE DECODE SCHEME FOR FAST DRAM
71
Patent #:
NONE
Issue Dt:
Application #:
09921867
Filing Dt:
08/03/2001
Publication #:
Pub Dt:
11/29/2007
Title:
a process of fabrication an electrical interconnection element having a contact tip structure.
72
Patent #:
Issue Dt:
12/30/2003
Application #:
09922892
Filing Dt:
08/06/2001
Publication #:
Pub Dt:
02/06/2003
Title:
DEEP TRENCH BODY SOI CONTACTS WITH EPITAXIAL LAYER FORMATION
73
Patent #:
Issue Dt:
09/09/2003
Application #:
09922893
Filing Dt:
08/06/2001
Publication #:
Pub Dt:
02/13/2003
Title:
METHOD AND APPARATUS FOR ADJUSTING CONTROL CIRCUIT PULL-UP MARGIN FOR CONTENT ADDRESSABLE MEMORY (CAM)
74
Patent #:
Issue Dt:
05/11/2004
Application #:
09924318
Filing Dt:
08/08/2001
Publication #:
Pub Dt:
02/13/2003
Title:
METHOD OF BUILDING A CMOS STRUCTURE ON THIN SOI WITH SOURCE/DRAIN ELECTRODES FORMED BY IN SITU DOPED SELECTIVE AMORPHOUS SILICON
75
Patent #:
Issue Dt:
04/01/2003
Application #:
09924548
Filing Dt:
08/09/2001
Publication #:
Pub Dt:
02/13/2003
Title:
METHOD OF MANUFACTURING HIGH DIELECTRIC CONSTANT MATERIAL
76
Patent #:
Issue Dt:
05/13/2003
Application #:
09924549
Filing Dt:
08/09/2001
Publication #:
Pub Dt:
02/13/2003
Title:
HIGH DIELECTRIC CONSTANT MATERIALS FORMING COMPONENTS OF DRAM SUCH AS DEEP-TRENCH CAPACITORS AND GATE DIELECTRIC (INSULATORS) FOR SUPPORT CIRCUITS
77
Patent #:
Issue Dt:
04/29/2003
Application #:
09924660
Filing Dt:
08/08/2001
Publication #:
Pub Dt:
03/07/2002
Title:
FLIP FERAM CELL AND METHOD TO FORM SAME
78
Patent #:
Issue Dt:
01/07/2003
Application #:
09924661
Filing Dt:
08/08/2001
Title:
ENHANCED BITLINE EQUALIZATION FOR HIERARCHICAL BITLINE ARCHITECTURE
79
Patent #:
Issue Dt:
12/10/2002
Application #:
09925266
Filing Dt:
08/09/2001
Title:
METHOD AND APPARATUS FOR SAMPLING DOUBLE DATA RATE MEMORY READ DATA
80
Patent #:
Issue Dt:
01/21/2003
Application #:
09928212
Filing Dt:
08/10/2001
Publication #:
Pub Dt:
09/19/2002
Title:
FABRICATION OF NOTCHED GATES BY PASSIVATING PARTIALLY ETCHED GATE SIDEWALLS AND THEN USING AN ISOTROPIC ETCH
81
Patent #:
Issue Dt:
06/18/2002
Application #:
09928965
Filing Dt:
08/14/2001
Publication #:
Pub Dt:
02/28/2002
Title:
A SEMICONDUCTOR DEVICE WITH ABRUPT SOURCE/DRAIN EXTENSIONS WITH CONTROLLABLE GATE ELECTRODE OVERLAP
82
Patent #:
Issue Dt:
06/06/2006
Application #:
09929591
Filing Dt:
08/14/2001
Publication #:
Pub Dt:
02/20/2003
Title:
SYSTEM AND METHOD FOR DISCONNECTING A PORTION OF AN INTEGRATED CIRCUIT
83
Patent #:
Issue Dt:
05/20/2003
Application #:
09930979
Filing Dt:
08/17/2001
Publication #:
Pub Dt:
02/20/2003
Title:
METHOD AND APPARATUS FOR LINKING AND/OR PATTERNING SELF-ASSEMBLED OBJECTS
84
Patent #:
Issue Dt:
10/12/2004
Application #:
09931299
Filing Dt:
08/16/2001
Publication #:
Pub Dt:
02/20/2003
Title:
TOPSIDE INSTALLATION APPARATUS FOR LAND GRID ARRAY MODULES
85
Patent #:
Issue Dt:
02/04/2003
Application #:
09932002
Filing Dt:
08/17/2001
Publication #:
Pub Dt:
01/31/2002
Title:
TUNABLE VAPOR DEPOSITED MATERIALS AS ANTIREFLECTIVE COATINGS, HARDMASKS AND AS COMBINED ANTIREFLECTIVE COATING/HARDMASKS AND METHODS OF FABRICATION THEREOF AND APPLICATIONS THEREOF
86
Patent #:
Issue Dt:
01/19/2010
Application #:
09933461
Filing Dt:
08/20/2001
Publication #:
Pub Dt:
09/12/2002
Title:
METHOD FOR MINIMIZING SAMPLE DAMAGE DURING THE ABLATION OF MATERIAL USING A FOCUSED ULTRASHORT PULSED LASER BEAM
87
Patent #:
Issue Dt:
09/20/2005
Application #:
09934864
Filing Dt:
08/22/2001
Publication #:
Pub Dt:
03/06/2003
Title:
METHOD FOR RECOVERING AN ORGANIC SOLVENT FROM A WASTE STREAM CONTAINING SUPERCRITICAL CO2
88
Patent #:
Issue Dt:
08/20/2002
Application #:
09938402
Filing Dt:
08/24/2001
Publication #:
Pub Dt:
05/23/2002
Title:
APPARATUS AND METHOD FOR PRINTED CIRCUIT BOARD REPAIR
89
Patent #:
Issue Dt:
12/21/2004
Application #:
09940262
Filing Dt:
08/28/2001
Publication #:
Pub Dt:
03/06/2003
Title:
METHOD AND APPARATUS FOR ADDRESS DECODING OF EMBEDDED DRAM DEVICES
90
Patent #:
Issue Dt:
11/04/2003
Application #:
09940297
Filing Dt:
08/28/2001
Publication #:
Pub Dt:
03/20/2003
Title:
METHOD OF REDUCING THE EXTRINSIC BODY RESISTANCE IN A SILICON-ON-INSULATOR BODY CONTACTED MOSFET
91
Patent #:
Issue Dt:
07/30/2002
Application #:
09943665
Filing Dt:
08/30/2001
Title:
DUTY-CYCLE CORRECTION CIRCUIT
92
Patent #:
Issue Dt:
01/04/2005
Application #:
09945596
Filing Dt:
09/04/2001
Publication #:
Pub Dt:
03/06/2003
Title:
LIQUID OR SUPERCRITICAL CARBON DIOXIDE COMPOSITION
93
Patent #:
Issue Dt:
09/18/2007
Application #:
09946237
Filing Dt:
09/05/2001
Publication #:
Pub Dt:
03/06/2003
Title:
METHOD AND SYSTEM FOR INTEGRATING TEST COVERAGE MEASUREMENTS WITH MODEL BASED TEST GENERATION
94
Patent #:
Issue Dt:
01/31/2006
Application #:
09947098
Filing Dt:
09/05/2001
Publication #:
Pub Dt:
03/13/2003
Title:
ELECTRONIC PACKAGE HAVING A THERMAL STRETCHING LAYER
95
Patent #:
Issue Dt:
09/21/2004
Application #:
09948165
Filing Dt:
09/06/2001
Publication #:
Pub Dt:
01/17/2002
Title:
REMOVABLE/DISPOSABLE PLATEN TOP
96
Patent #:
Issue Dt:
03/04/2003
Application #:
09948432
Filing Dt:
09/07/2001
Publication #:
Pub Dt:
03/13/2003
Title:
SUBSTRATE DESIGN OF A CHIP USING A GENERIC SUBSTRATE DESIGN
97
Patent #:
Issue Dt:
10/28/2003
Application #:
09948478
Filing Dt:
09/07/2001
Publication #:
Pub Dt:
03/13/2003
Title:
MEMS RF SWITCH WITH LOW ACTUATION VOLTAGE
98
Patent #:
Issue Dt:
08/22/2006
Application #:
09950534
Filing Dt:
10/19/2001
Publication #:
Pub Dt:
02/28/2002
Title:
PATTERNS OF ELECTRICALLY CONDUCTING POLYMERS AND THEIR APPLICATION AS ELECTRODES OR ELECTRICAL CONTACTS
99
Patent #:
NONE
Issue Dt:
Application #:
09952872
Filing Dt:
09/11/2001
Publication #:
Pub Dt:
03/13/2003
Title:
Thin film protective layer with buffering interface
100
Patent #:
Issue Dt:
12/10/2002
Application #:
09956367
Filing Dt:
09/19/2001
Title:
METHOD AND APPARATUS TO IMPROVE COATING QUALITY
Assignor
1
Exec Dt:
06/29/2015
Assignee
1
2070 ROUTE 52
HOPEWELL JUNCTION, NEW YORK 12533
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 06/07/2024 05:20 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT