|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11931376
|
Filing Dt:
|
10/31/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
|
Title:
|
METHOD OF FORMING A SPLIT GATE NON-VOLATILE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
11931565
|
Filing Dt:
|
10/31/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES WITH DIFFERENT DIELECTRIC THICKNESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
11932070
|
Filing Dt:
|
10/31/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
|
Title:
|
HIGH VOLTAGE TMOS SEMICONDUCTOR DEVICE WITH LOW GATE CHARGE STRUCTURE AND METHOD OF MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11936250
|
Filing Dt:
|
11/07/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
|
Title:
|
KNOCK SIGNAL DETECTION IN AUTOMOTIVE SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11937959
|
Filing Dt:
|
11/09/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR REDUCING OUTPUT NOISE OF REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11941473
|
Filing Dt:
|
11/16/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
|
Title:
|
BYPASSABLE LOW NOISE AMPLIFIER TOPOLOGY WITH MULTI-TAP TRANSFORMER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
11941564
|
Filing Dt:
|
11/16/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
|
Title:
|
SEMICONDUCTOR PROCESSING SYSTEM AND METHOD OF PROCESSING A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
11942149
|
Filing Dt:
|
11/19/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
|
Title:
|
DUAL SENSOR SYSTEM HAVING FAULT DETECTION CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11942799
|
Filing Dt:
|
11/20/2007
|
|
Title:
|
METHOD FOR PROTECTING A SECURITY REAL TIME CLOCK GENERATOR AND A DEVICE HAVING PROTECTION CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
11942813
|
Filing Dt:
|
11/20/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
|
Title:
|
POLLING USING RESERVATION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
11946056
|
Filing Dt:
|
11/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
|
Title:
|
SOLDER BALL ATTACHMENT RING AND METHOD OF USE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
11948005
|
Filing Dt:
|
11/30/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
|
Title:
|
HIGH-DYNAMIC RANGE LOW RIPPLE VOLTAGE MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11948209
|
Filing Dt:
|
11/30/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
|
Title:
|
METHOD OF FORMING A VIA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11950820
|
Filing Dt:
|
12/05/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
|
Title:
|
METHOD FOR FORMING SEMICONDUCTOR DEVICES WITH LOW LEAKAGE SCHOTTKY CONTACTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11951558
|
Filing Dt:
|
12/06/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR MAKING A SEMICONDUCTOR DEVICE USING HARDWARE DESCRIPTION HAVING MERGED FUNCTIONAL AND TEST LOGIC BLOCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11951702
|
Filing Dt:
|
12/06/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
|
Title:
|
LDMOS WITH CHANNEL STRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11951924
|
Filing Dt:
|
12/06/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
|
Title:
|
ERROR DETECTOR IN A CACHE MEMORY USING CONFIGURABLE WAY REDUNDANCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11954243
|
Filing Dt:
|
12/12/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
|
Title:
|
SHORT CIRCUIT AND OVER-VOLTAGE PROTECTION FOR A DATA BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11957838
|
Filing Dt:
|
12/17/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
SEMICONDUCTOR DIE WITH DIE PAD PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11958605
|
Filing Dt:
|
12/18/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
METHOD OF AREA COMPACTION FOR INTEGRATED CIRCUIT LAYOUT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11959057
|
Filing Dt:
|
12/18/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
METHOD AND CONTROLLER FOR DETECTING A STALL CONDITION IN A STEPPING MOTOR DURING MICRO-STEPPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
11959922
|
Filing Dt:
|
12/19/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
|
Title:
|
SENSOR DEVICE AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11960154
|
Filing Dt:
|
12/19/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
|
Title:
|
ELECTRONIC DEVICE OPERABLE TO PROTECT A POWER TRANSISTOR WHEN USED IN CONJUNCTION WITH A TRANSFORMER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
11961392
|
Filing Dt:
|
12/20/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
|
Title:
|
METHOD FOR FABRICATING HIGHLY RELIABLE INTERCONNECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11961408
|
Filing Dt:
|
12/20/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
|
Title:
|
RF POWER TRANSISTOR WITH LARGE PERIPHERY METAL-INSULATOR-SILICON SHUNT CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
11962331
|
Filing Dt:
|
12/21/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR PROCESSING POTENTIALLY SELF-INCONSISTENT MEMORY TRANSACTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11965519
|
Filing Dt:
|
12/27/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
ELECTRONIC ASSEMBLY MANUFACTURING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11966068
|
Filing Dt:
|
12/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
ELECTRICAL ERASABLE PROGRAMMABLE MEMORY TRANSCONDUCTANCE TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11966077
|
Filing Dt:
|
12/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
3-D SEMICONDUCTOR DIE STRUCTURE WITH CONTAINING FEATURE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11966103
|
Filing Dt:
|
12/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
LIQUID LEVEL SENSING DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11966126
|
Filing Dt:
|
12/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
FORMING A 3-D SEMICONDUCTOR DIE STRUCTURE WITH AN INTERMETALLIC FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11967430
|
Filing Dt:
|
12/31/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
COMPLETION CONTINUE ON THREAD SWITCH BASED ON INSTRUCTION PROGRESS METRIC MECHANISM FOR A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11969116
|
Filing Dt:
|
01/03/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
|
Title:
|
BRANCH TARGET BUFFER ADDRESSING IN A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11969368
|
Filing Dt:
|
01/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
|
Title:
|
MICROPAD FORMATION FOR A SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11969600
|
Filing Dt:
|
01/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
|
Title:
|
METHODS FOR FORMING MOS CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11971591
|
Filing Dt:
|
01/09/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
|
Title:
|
MIGFET CIRCUIT WITH ESD PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11972475
|
Filing Dt:
|
01/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
|
Title:
|
ESD PROTECTION FOR PASSIVE INTEGRATED DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
11981375
|
Filing Dt:
|
10/31/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
|
Title:
|
REMOTELY MODIFYING DATA IN MEMORY IN A MOBILE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
11993811
|
Filing Dt:
|
11/20/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
DEVICE AND METHOD FOR SECURING SOFTWARE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
11994253
|
Filing Dt:
|
12/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
11994256
|
Filing Dt:
|
12/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
|
Title:
|
ENCRYPTION APPARATUS AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
11994270
|
Filing Dt:
|
07/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
DEVICE AND METHOD FOR ARBITRATING BETWEEN DIRECT MEMORY ACCESS TASK REQUESTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11994754
|
Filing Dt:
|
01/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
|
Title:
|
DEVICE AND METHOD FOR COMPENSATING FOR VOLTAGE DROPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11994760
|
Filing Dt:
|
01/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
|
Title:
|
COMPENSATION FOR PARASITIC COUPLING BETWEEN RF OR MICROWAVE TRANSISTORS IN THE SAME PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11994764
|
Filing Dt:
|
01/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
|
Title:
|
METHOD OF FORMING A CONTINUOUS LAYER OF A FIRST METAL SELECTIVELY ON A SECOND METAL AND AN INTEGRATED CIRCUIT FORMED FROM THE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
11995465
|
Filing Dt:
|
08/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
|
Title:
|
TEMPERATURE SENSING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11996239
|
Filing Dt:
|
01/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
|
Title:
|
VOLTAGE REGULATOR WITH PASS TRANSISTORS CARRYING DIFFERENT RATIOS OF THE TOTAL LOAD CURRENT AND METHOD OF OPERATION THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11996241
|
Filing Dt:
|
06/27/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
|
Title:
|
SWITCH ARRANGEMENT, INTEGRATED CIRCUIT, ACTIVATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
11996244
|
Filing Dt:
|
01/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
|
Title:
|
MICROPHONE AMPLIFICATION ARRANGEMENT AND INTEGRATED CIRCUIT THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11996681
|
Filing Dt:
|
01/24/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
|
Title:
|
POWER SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A POWER SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
12008607
|
Filing Dt:
|
01/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
|
Title:
|
MULTILAYER SILICON NITRIDE DEPOSITION FOR A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12013478
|
Filing Dt:
|
01/14/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR ESTIMATING POWER CONSUMPTION OF INTEGRATED CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
12014809
|
Filing Dt:
|
01/16/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
|
Title:
|
OVERCURRENT DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12015247
|
Filing Dt:
|
01/16/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
|
Title:
|
NON-VOLATILE MEMORY WITH REDUCED CHARGE FLUENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
12015515
|
Filing Dt:
|
01/17/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
|
Title:
|
CAPACITANCE DETECTION CIRCUIT INCLUDING VOLTAGE COMPENSATION FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12016664
|
Filing Dt:
|
01/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR HANDLING SHARED HARDWARE AND SOFTWARE DEBUG RESOURCE EVENTS IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12016733
|
Filing Dt:
|
01/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
|
Title:
|
PHASE CHANGE MEMORY CELL WITH HEATER AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12016739
|
Filing Dt:
|
01/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
|
Title:
|
METHOD OF MAKING A PHASE CHANGE MEMORY CELL HAVING A SILICIDE HEATER IN CONJUNCTION WITH A FINFET.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
12017988
|
Filing Dt:
|
01/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
|
Title:
|
SHARED RESOURCE BASED THREAD SCHEDULING WITH AFFINITY AND/OR SELECTABLE CRITERIA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12018354
|
Filing Dt:
|
01/23/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
|
Title:
|
TUNING A SECOND ORDER INTERCEPT POINT OF A MIXER IN A RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
12021431
|
Filing Dt:
|
01/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
|
Title:
|
EMBEDDED SUBSTRATE INTERCONNECT FOR UNDERSIDE CONTACT TO SOURCE AND DRAIN REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
12022160
|
Filing Dt:
|
01/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
|
Title:
|
REGULATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12022193
|
Filing Dt:
|
01/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
|
Title:
|
STATE RETAINING POWER GATED LATCH AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
12022199
|
Filing Dt:
|
01/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
|
Title:
|
CIRCUIT HAVING LOGIC STATE RETENTION DURING POWER-DOWN AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12022942
|
Filing Dt:
|
01/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
|
Title:
|
III-V MOSFET FABRICATION AND DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
12023181
|
Filing Dt:
|
01/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12025315
|
Filing Dt:
|
02/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
BALUN TRANSFORMER WITH IMPROVED HARMONIC SUPPRESSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12025374
|
Filing Dt:
|
02/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
ENCRYPTION APPARATUS WITH DIVERSE KEY RETENTION SCHEMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12025753
|
Filing Dt:
|
02/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR INITIALIZING AN INTERFACE BETWEEN TWO CIRCUITS OF A COMMUNICATION DEVICE WHILE A PROCESSOR OF THE FIRST CIRCUIT IS INACTIVE AND WAKING UP THE PROCESSOR THEREAFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
12026394
|
Filing Dt:
|
02/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
SELF REGULATING BIASING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12026595
|
Filing Dt:
|
02/06/2008
|
|
Title:
|
SYSTEM AND METHOD FOR PREVENTING A RACE CONDITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12028018
|
Filing Dt:
|
02/08/2008
|
|
Title:
|
CONFIGURABLE RECEIVER AND A METHOD FOR CONFIGURING A RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12028650
|
Filing Dt:
|
02/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
|
Title:
|
SHIELDED INTEGRATED CIRCUIT PAD STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12030213
|
Filing Dt:
|
02/13/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
|
Title:
|
INTEGRATED CIRCUIT DIE, INTEGRATED CIRCUIT PACKAGE, AND PACKAGING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
12032286
|
Filing Dt:
|
02/15/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
|
Title:
|
PERIPHERAL MODULE REGISTER ACCESS METHODS AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
12033716
|
Filing Dt:
|
02/19/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
|
Title:
|
PACKAGED INTEGRATED CIRCUIT WITH ENHANCED THERMAL DISSIPATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12034888
|
Filing Dt:
|
02/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
ADJUSTABLE PIPELINE IN A MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12035961
|
Filing Dt:
|
02/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
DATA PROCESSOR DEVICE HAVING TRACE CAPABILITIES AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2018
|
Application #:
|
12035967
|
Filing Dt:
|
02/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
DATA PROCESSOR DEVICE SUPPORTING SELECTABLE EXCEPTIONS AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12035969
|
Filing Dt:
|
02/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
DATA PROCESSING DEVICE AND METHOD OF HALTING EXCEPTION PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12037280
|
Filing Dt:
|
02/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
SPACE EFFICIENT INTEGRATED CIRCUIT WITH PASSIVE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12037333
|
Filing Dt:
|
02/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
DEVICE UNDER TEST DE-EMBEDDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12038146
|
Filing Dt:
|
02/27/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
RESISTOR TRIGGERED ELECTROSTATIC DISCHARGE PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12039361
|
Filing Dt:
|
02/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
METHOD OF FORMING A GATE DIELECTRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12039371
|
Filing Dt:
|
02/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
METHOD OF MAKING A VERTICAL PHASE CHANGE MEMORY (PCM) AND A PCM DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12039434
|
Filing Dt:
|
02/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
|
Title:
|
CIRCUIT DEVICE WITH AT LEAST PARTIAL PACKAGING AND METHOD FOR FORMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12039909
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
Method of making a semiconductor device including a bridgeable material
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
12039913
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
PACKAGING AN INTEGRATED CIRCUIT DIE USING COMPRESSION MOLDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12040210
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
METRIC FOR SELECTIVE BRANCH TARGET BUFFER (BTB) ALLOCATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12040407
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
METHOD OF PROGRAMMING A MEMORY HAVING ELECTRICALLY PROGRAMMABLE FUSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12040429
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
PULSE CIRCUIT USING A TRANSMISSION LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12041687
|
Filing Dt:
|
03/04/2008
|
|
Title:
|
METHOD OF LOW POWER PLL FOR LOW JITTER DEMANDING APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
12042216
|
Filing Dt:
|
03/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
|
Title:
|
AUTOMATIC CALIBRATION LOCK LOOP CIRCUIT AND METHOD HAVING IMPROVED LOCK TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
12042228
|
Filing Dt:
|
03/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
|
Title:
|
LOCK LOOP CIRCUIT AND METHOD HAVING IMPROVED LOCK TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12046324
|
Filing Dt:
|
03/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR REDUCING POWER CONSUMPTION OF MEMORY IN AN I/O CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12049238
|
Filing Dt:
|
03/14/2008
|
|
Title:
|
INTRA FRAME BEATING EFFECT REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12049984
|
Filing Dt:
|
03/17/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
|
Title:
|
QUALIFICATION OF CONDITIONAL DEBUG INSTRUCTIONS BASED ON ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
12050172
|
Filing Dt:
|
03/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
|
Title:
|
PULSE WIDTH MODULATION WAVE OUTPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12053250
|
Filing Dt:
|
03/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
ZERO INPUT CURRENT-DRAIN COMPARATOR WITH HIGH ACCURACY TRIP POINT ABOVE SUPPLY VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12053502
|
Filing Dt:
|
03/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
COMPUTING DEVICE WITH ENTRY AUTHENTICATION INTO TRUSTED EXECUTION ENVIRONMENT AND METHOD THEREFOR
|
|
