|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
09961014
|
Filing Dt:
|
09/21/2001
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
Title:
|
AUTOMATIC HANDLING OF LINK FAILURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09962817
|
Filing Dt:
|
09/25/2001
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
Title:
|
ELECTRONIC PACKAGE WITH BONDED STRUCTURE AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09965288
|
Filing Dt:
|
09/27/2001
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
Title:
|
FIN FIELD EFFECT TRANSISTOR WITH SELF-ALIGNED GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09965919
|
Filing Dt:
|
09/28/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
GATE PROCESSING METHOD WITH REDUCED GATE OXIDE CORNER AND EDGE THINNING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09966629
|
Filing Dt:
|
09/27/2001
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
Title:
|
METHOD FOR FORMING CO-W-P-AU FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09966834
|
Filing Dt:
|
09/27/2001
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
Title:
|
MULTIPHASE LOW DIELECTRIC CONSTANT MATERIAL AND METHOD OF DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09966836
|
Filing Dt:
|
09/27/2001
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
Title:
|
MULTIPHASE LOW DIELECTRIC CONSTANT MATERIAL AND METHOD OF DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09968219
|
Filing Dt:
|
10/01/2001
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
ASYMMETRICAL MOSFET LAYOUT FOR HIGH CURRENTS AND HIGH SPEED OPERATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09968793
|
Filing Dt:
|
10/03/2001
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
Method for fabricating different gate oxide thickness within the same chip
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09968814
|
Filing Dt:
|
10/02/2001
|
Title:
|
USE OF SEARCH LINES AS GLOBAL BITLINES IN A CAM DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
09969571
|
Filing Dt:
|
10/01/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
DATA STORAGE SYSTEM AND METHOD OF STORING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09969675
|
Filing Dt:
|
10/03/2001
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
AUTOMATED SYSTEM-ON-CHIP INTEGRATED CIRCUIT DESIGN VERIFICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
09971820
|
Filing Dt:
|
10/05/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
PROCESS FOR REMOVING DOPANT IONS FROM A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09971840
|
Filing Dt:
|
10/05/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
COLUMN REDUNDANCY SYSTEM AND METHOD FOR EMBEDDED DRAM DEVICES WITH MULTIBANKING CAPABILITY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09972622
|
Filing Dt:
|
10/09/2001
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
Title:
|
HIGH DENSITY INTEGRAL TEST PROBE APPARATUS FOR TESTING ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09972958
|
Filing Dt:
|
10/10/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
SELF ASSEMBLED NANO-DEVICES USING DNA
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09974403
|
Filing Dt:
|
10/10/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
Formulation of multiple gate oxides thicknesses without exposing gate oxide or silicon surface to photoresist
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09974986
|
Filing Dt:
|
10/11/2001
|
Title:
|
INTERLEAVED FEEDFORWARD VCO AND PLL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
09975213
|
Filing Dt:
|
10/11/2001
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
ELECTRICAL COUPLING OF SUBSTRATES BY CONDUCTIVE BUTTONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
09975435
|
Filing Dt:
|
10/11/2001
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
PATTERNED SOI REGIONS ON SEMICONDUCTOR CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09977423
|
Filing Dt:
|
10/15/2001
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
METHOD AND RING OSCILLATOR FOR EVALUATING DYNAMIC CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
09977793
|
Filing Dt:
|
10/15/2001
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
METHOD FOR DETERMINING SEMICONDUCTOR OVERLAY ON GROUNDRULE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09977807
|
Filing Dt:
|
10/15/2001
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
STRUCTURE AND METHOD FOR CHARGE SENSITIVE ELECTRICAL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09978128
|
Filing Dt:
|
10/15/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
CONNECTING DEVICES AND METHOD FOR INTERCONNECTING CIRCUIT COMPONENTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09982207
|
Filing Dt:
|
10/18/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
Self-aligned damascene interconnect
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09982822
|
Filing Dt:
|
10/22/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROVIDING LOW-GIDL DUAL WORKFUNCTION GATE DOPING WITH BORDERLESS DIFFUSION CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09989585
|
Filing Dt:
|
11/20/2001
|
Title:
|
METHOD FOR LIMITING DIVOT FORMATION IN POST SHALLOW TRENCH ISOLATION PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
09989770
|
Filing Dt:
|
11/20/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
HIGH SPEED COMPOSITE P-CHANNEL SI/SIGE HETEROSTRUCTURE FOR FIELD EFFECT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
09991142
|
Filing Dt:
|
11/16/2001
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD HAVING MULTIPLE SUBCOLLECTORS FORMED ON A COMMON WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09991769
|
Filing Dt:
|
11/16/2001
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
STACKED FILL STRUCTURES FOR SUPPORT OF DIELECTRIC LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09994340
|
Filing Dt:
|
11/26/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
PROCESS FOR FORMING A DAMASCENE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09994954
|
Filing Dt:
|
11/27/2001
|
Publication #:
|
|
Pub Dt:
|
04/11/2002
| | | | |
Title:
|
METHOD AND STRUCTURE FOR REDUCTION OF CONTACT RESISTANCE OF METAL SILICIDES USING A METAL-GERMANIUM ALLOY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09995031
|
Filing Dt:
|
11/29/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
High temperature processing compatible metal gate electrode for pFETS and methods for fabrication
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
09996053
|
Filing Dt:
|
11/28/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
ANALOG UNIDIRECTIONAL SERIAL LINK ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
09996148
|
Filing Dt:
|
11/28/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
MICRO-ELECTROMECHANICAL SWITCH HAVING A CONDUCTIVE COMPRESSIBLE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09996399
|
Filing Dt:
|
11/29/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
APPARATUS AND METHOD FOR CHARACTERIZING FEATURES AT SMALL DIMENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09996538
|
Filing Dt:
|
11/28/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
RECESSED BOND PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09996731
|
Filing Dt:
|
11/30/2001
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
Title:
|
METHOD FOR INCREASING A VERY-LARGE-SCALE-INTEGRATED (VLSI) CAPACITOR SIZE ON BULK SILICON AND SILICON-ON-INSULATOR (SOI) WAFERS AND STRUCTURE FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09997657
|
Filing Dt:
|
11/29/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
PRIORITY COLORING FOR VLSI DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09997904
|
Filing Dt:
|
11/30/2001
|
Title:
|
METHOD OF PHOTOLITHOGRAPHIC CRITICAL BY USING RETICLE MEASUREMENTS IN A CONTROL ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
09998007
|
Filing Dt:
|
11/29/2001
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
MATERIALS AND METHODS FOR IMMOBILIZATION OF CATALYSTS ON SURFACES AND FOR SELECTIVE ELECTROLESS METALLIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
10000198
|
Filing Dt:
|
11/02/2001
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE OF AN EMBEDDED DRAM ON SOI SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
10000695
|
Filing Dt:
|
11/15/2001
|
Title:
|
METHOD FOR FORMING HIGH PERFORMANCE CMOS DEVICES WITH ELEVATED SIDEWALL SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
10005951
|
Filing Dt:
|
12/03/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
RECESSED BOND PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
10006076
|
Filing Dt:
|
12/06/2001
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
FRAMEWORK FOR MULTIPLE-ENGINE BASED VERIFICATION TOOLS FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
10006969
|
Filing Dt:
|
12/04/2001
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
METHOD FOR NON-CONTACT STRESS EVALUATION OF WAFER GATE DIELECTRIC RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10008383
|
Filing Dt:
|
12/06/2001
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
BIPOLAR DEVICE HAVING NON-UNIFORM DEPTH BASE-EMITTER JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10011351
|
Filing Dt:
|
12/04/2001
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
FINFET SRAM CELL USING LOW MOBILITY PLANE FOR CELL STABILITY AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10011846
|
Filing Dt:
|
12/04/2001
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
MULTIPLE-PLANE FINFET CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10012426
|
Filing Dt:
|
12/07/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
METHOD FOR MAKING PRINTED CIRCUIT BOARD HAVING LOW COEFFICIENT OF THEMAL EXPANSION POWER/GROUND PLANE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
10013070
|
Filing Dt:
|
11/06/2001
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
USER CONFIGURABLE MULTIVARIATE TIME SERIES REDUCTION TOOL CONTROL METHOD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10013797
|
Filing Dt:
|
12/10/2001
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
A 3-D MICROELECTRONIC STRUCTURE INCLUDING A VERTICAL THERMAL NITRIDE MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
10014660
|
Filing Dt:
|
11/07/2001
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
METHOD OF FABRICATING MICRO-ELECTROMECHANICAL SWITCHES ON CMOS COMPATIBLE SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10014766
|
Filing Dt:
|
12/11/2001
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
ORGANIC N-CHANNEL SEMICONDUCTOR DEVICE OF N,N' 3,4,9,10 PERYLENE TETRACARBOXYLIC DIIMIDE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10015224
|
Filing Dt:
|
12/13/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
Hardware validation through binary decision diagrams including functions and equalities
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
10015239
|
Filing Dt:
|
12/13/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
MONOLITHICALLY INTEGRATED COLD POINT THERMOELECTRIC COOLER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
10015987
|
Filing Dt:
|
12/13/2001
|
Title:
|
METHOD OF FORMING A RECESSED POLYSILICON FILLED TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
10016025
|
Filing Dt:
|
12/12/2001
|
Title:
|
SYSTEM AND METHOD FOR CONSERVING POWER IN A CONTENT ADDRESSABLE MEMORY BY PROVIDING AN INDEPENDENT SEARCH LINE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10016090
|
Filing Dt:
|
12/13/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
EMBEDDED INDUCTOR AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10016605
|
Filing Dt:
|
10/30/2001
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
Title:
|
VERTICAL DRAM PUNCHTHROUGH STOP SELF-ALIGNED TO STORAGE TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10016772
|
Filing Dt:
|
12/10/2001
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
METHOD AND SYSTEM FOR USE OF AN EMBEDDED FIELD PROGRAMMABLE GATE ARRAY INTERCONNECT FOR FLEXIBLE I/O CONNECTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10016800
|
Filing Dt:
|
12/10/2001
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
CHIP TO CHIP INTERFACE FOR INTERCONNECTING CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
10020698
|
Filing Dt:
|
10/29/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
METHOD FOR IMPROVING PERFORMANCE OF ORGANIC SEMICONDUCTORS IN BOTTOM ELECTRODE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
10022162
|
Filing Dt:
|
12/17/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
SCANNING HEAT FLOW PROBE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
10023235
|
Filing Dt:
|
12/17/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
SYSTEM AND METHOD FOR TARGET-BASED COMPACT MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10026029
|
Filing Dt:
|
12/18/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
OPTICAL APERTURE FOR DATA RECORDING HAVING TRANSMISSION ENHANCED BY SURFACE PLASMON RESONANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10026117
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
LOW DIELECTRIC CONSTANT MATERIAL REINFORCEMENT FOR IMPROVED ELECTROMIGRATION RELIABILITY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10026119
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
DRAM array bit contact with relaxed pitch pattern
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10026120
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
POSITIVE RESIST COMPOSITIONS CONTAINING NON-POLYMERIC SILICON ADITIVES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10026176
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
Method for forming encapsulated metal interconnect structures in semiconductor integrated circuit devices
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10026184
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
UNDERLAYER COMPOSITIONS FOR MULTILAYER LITHOGRAPHIC PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
10026873
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
Title:
|
MULTILAYER CAPACITANCE STRUCTURE AND CIRCUIT BOARD CONTAINING THE SAME AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2008
|
Application #:
|
10032567
|
Filing Dt:
|
01/02/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
STATIC DETECTION OF A DATARACE CONDITION FOR MULTITHREADED OBJECT-ORIENTED APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
10033902
|
Filing Dt:
|
01/03/2002
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR LATERAL P-I-N PHOTODETECTOR WITH A REFLECTING MIRROR AND BACKSIDE CONTACT AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10034009
|
Filing Dt:
|
12/20/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
INTEGRATION OF DUAL WORKFUNCTION METAL GATE CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10035061
|
Filing Dt:
|
12/28/2001
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
PHASE SHIFTED TEST PATTERN FOR MONITORING FOCUS AND ABERRATIONS IN OPTICAL PROJECTION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
10037611
|
Filing Dt:
|
01/04/2002
|
Title:
|
METHOD FOR FABRICATION OF RELAXED SIGE BUFFER LAYERS ON SILICON-ON-INSULATORS AND STRUCTURES CONTAINING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10038163
|
Filing Dt:
|
01/02/2002
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
METHOD, SYSTEM, AND PROGRAM FOR SYNCHRONIZATION AND RESYNCHRONIZATION OF A DATA STREAM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
10039874
|
Filing Dt:
|
01/03/2002
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
LOW-POWER DC VOLTAGE GENERATOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
10040446
|
Filing Dt:
|
01/09/2002
|
Publication #:
|
|
Pub Dt:
|
07/11/2002
| | | | |
Title:
|
POLYMERS AND USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
10040839
|
Filing Dt:
|
01/07/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
METHOD OF FORMING METALLIC Z-INTERCONNECTS FOR LAMINATE CHIP PACKAGES AND BOARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
10041120
|
Filing Dt:
|
01/08/2002
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
MERGED SELF-ALIGNED SOURCE AND ONO CAPACITOR FOR SPLIT GATE NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
10041328
|
Filing Dt:
|
01/07/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
DEBRIS MINIMIZATION AND IMPROVED SPATIAL RESOLUTION IN PULSED LASER ABLATION OF MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
10041347
|
Filing Dt:
|
01/08/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
CONCURRENT ELECTRICAL SIGNAL WIRING OPTIMIZATION FOR AN ELECTRONIC PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
10041509
|
Filing Dt:
|
01/10/2002
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
ASYMMETRICAL SEMICONDUCTOR DEVICE FOR ESD PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
10041639
|
Filing Dt:
|
01/07/2002
|
Publication #:
|
|
Pub Dt:
|
07/11/2002
| | | | |
Title:
|
CHIP PACKAGING SYSTEM AND METHOD USING DEPOSITED DIAMOND FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
10041671
|
Filing Dt:
|
01/10/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
NON-UNIQUE RESULTS IN DESIGN VERIFICATION BY TEST PROGRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10042031
|
Filing Dt:
|
01/08/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
VENTS WITH SIGNAL IMAGE FOR SIGNAL RETURN PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10042101
|
Filing Dt:
|
01/07/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
METHOD OF ANALYZING AND FILTERING TIMING RUNS USING COMMON TIMING CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10042366
|
Filing Dt:
|
01/11/2002
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
SYSTEM FOR ESTIMATING THE TEMPORAL VALIDITY OF LOCATION REPORTS THROUGH PATTERN ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
10043060
|
Filing Dt:
|
01/08/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
ELECTRONIC PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
10043830
|
Filing Dt:
|
01/09/2002
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
METHOD OF MAKING A PARALLEL CAPACITOR LAMINATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
10044513
|
Filing Dt:
|
01/11/2002
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
ENHANCEMENT OF MAGNETIZATION SWITCHING SPEED IN SOFT FERROMAGNETIC FILMS THROUGH CONTROL OF EDGE STRESS ANISOTROPY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
10045445
|
Filing Dt:
|
11/09/2001
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
ELECTRON SCATTER IN A THIN MEMBRANE TO ELIMINATE DETECTOR SATURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10045711
|
Filing Dt:
|
01/14/2002
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
Title:
|
ELECTRONIC STRUCTURES WITH REDUCED CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10045926
|
Filing Dt:
|
01/09/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
MASTERLESS BUILDING BLOCK BINDING TO PARTITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
10046595
|
Filing Dt:
|
10/26/2001
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
CAPACITOR AND METHOD FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
10047497
|
Filing Dt:
|
11/09/2001
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
ELECTRONIC DEVICE SUBSTRATE ASSEMBLY WITH IMPERMEABLE BARRIER AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10047965
|
Filing Dt:
|
01/15/2002
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
ADVANCED BEOL INTERCONNECT STRUCTURES WITH LOW-K PE CVD CAP LAYER AND METHOD THEREOF
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10047968
|
Filing Dt:
|
01/15/2002
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
Integration scheme for advanced BEOL metallization including low-k cap layer and method thereof
|
|