skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036550/0001   Pages: 983
Recorded: 09/03/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
03/04/2003
Application #:
10094533
Filing Dt:
03/08/2002
Title:
LOW POWER STATIC MEMORY
2
Patent #:
Issue Dt:
11/02/2004
Application #:
10095889
Filing Dt:
03/12/2002
Publication #:
Pub Dt:
07/18/2002
Title:
ANTIFUSES AND METHODS FOR FORMING THE SAME
3
Patent #:
Issue Dt:
11/11/2008
Application #:
10096474
Filing Dt:
03/11/2002
Publication #:
Pub Dt:
09/18/2003
Title:
METHOD FOR CONSTRUCTING SEGMENTATION-BASED PREDICTIVE MODELS
4
Patent #:
Issue Dt:
08/03/2004
Application #:
10099004
Filing Dt:
03/15/2002
Publication #:
Pub Dt:
10/02/2003
Title:
PROCESS OF PASSIVATING A METAL-GATED COMPLEMENTARY METAL OXIDE SEMICONDUCTOR
5
Patent #:
Issue Dt:
07/01/2014
Application #:
10099508
Filing Dt:
03/15/2002
Publication #:
Pub Dt:
09/18/2003
Title:
Generating a common symbol table for symbols of independent applications
6
Patent #:
Issue Dt:
07/27/2004
Application #:
10099776
Filing Dt:
03/14/2002
Publication #:
Pub Dt:
09/18/2003
Title:
TRIANGULAR ASSIGNMENT OF PINS USED FOR DIAGONAL INTERCONNECTIONS BETWEEN DIAGONAL CHIPS IN A MULTI-CHIP MODULE
7
Patent #:
Issue Dt:
10/18/2005
Application #:
10099849
Filing Dt:
03/15/2002
Publication #:
Pub Dt:
09/18/2003
Title:
FACILITATING THE USE OF ALIASES DURING THE DEBUGGING OF APPLICATIONS
8
Patent #:
Issue Dt:
08/19/2003
Application #:
10101277
Filing Dt:
03/18/2002
Title:
METHOD FOR MAKING A PRINTED WIRING BOARD
9
Patent #:
Issue Dt:
04/13/2004
Application #:
10101992
Filing Dt:
03/21/2002
Publication #:
Pub Dt:
08/01/2002
Title:
DYNAMIC RANDOM ACCESS MEMORY (DRAM) CELL WITH A FOLDED BITLINE VERTICAL TRANSISTOR AND METHOD OF PRODUCING THE SAME
10
Patent #:
Issue Dt:
05/10/2005
Application #:
10102365
Filing Dt:
03/20/2002
Publication #:
Pub Dt:
09/25/2003
Title:
SELF-ALIGNED NANOTUBE FIELD EFFECT TRANSISTOR AND METHOD OF FABRICATING SAME
11
Patent #:
Issue Dt:
10/29/2002
Application #:
10102381
Filing Dt:
03/20/2002
Publication #:
Pub Dt:
07/25/2002
Title:
RE-SETTABLE TRISTATE PROGRAMMABLE DEVICE
12
Patent #:
NONE
Issue Dt:
Application #:
10102902
Filing Dt:
03/22/2002
Publication #:
Pub Dt:
01/09/2003
Title:
Field-based similarity search system and method
13
Patent #:
Issue Dt:
10/28/2003
Application #:
10103602
Filing Dt:
03/20/2002
Publication #:
Pub Dt:
09/25/2003
Title:
STRESS REDUCTION IN FLIP-CHIP PBGA PACKAGING BY UTILIZING SEGMENTED CHIP CARRIERS
14
Patent #:
Issue Dt:
06/10/2003
Application #:
10108688
Filing Dt:
03/28/2002
Title:
FLUX GUIDE STRUCTURE FOR A SPIN VALVE TRANSISTOR WHICH INCLUDES A SLIDER BODY SEMICONDUCTOR LAYERS
15
Patent #:
Issue Dt:
08/24/2004
Application #:
10109502
Filing Dt:
03/28/2002
Publication #:
Pub Dt:
04/22/2004
Title:
SYSTEM AND METHOD FOR FACILITATING COVERAGE FEEDBACK TESTCASE GENERATION REPRODUCIBILITY
16
Patent #:
Issue Dt:
05/29/2007
Application #:
10109929
Filing Dt:
03/29/2002
Publication #:
Pub Dt:
10/02/2003
Title:
PLANARIZATION IN AN ENCAPSULATION PROCESS FOR THIN FILM SURFACES
17
Patent #:
NONE
Issue Dt:
Application #:
10112827
Filing Dt:
03/29/2002
Publication #:
Pub Dt:
10/02/2003
Title:
CMOS low leakage power-down data retention mechanism
18
Patent #:
Issue Dt:
03/09/2004
Application #:
10114829
Filing Dt:
04/02/2002
Publication #:
Pub Dt:
10/02/2003
Title:
METHOD TO FORM GATE CONDUCTOR STRUCTURES OF DUAL DOPED POLYSILICON
19
Patent #:
Issue Dt:
07/15/2003
Application #:
10115160
Filing Dt:
04/03/2002
Publication #:
Pub Dt:
12/12/2002
Title:
RELAXED SIGE LAYERS ON SI OR SILICON-ON-INSULATOR SUBSTRATES BY ION IMPLANTATION AND THERMAL ANNEALING
20
Patent #:
Issue Dt:
08/15/2006
Application #:
10115348
Filing Dt:
04/03/2002
Publication #:
Pub Dt:
10/09/2003
Title:
FLEXIBLE ROW REDUNDANCY SYSTEM
21
Patent #:
Issue Dt:
11/23/2004
Application #:
10116017
Filing Dt:
04/02/2002
Publication #:
Pub Dt:
10/02/2003
Title:
DUAL MAGNETIC TUNNEL JUNCTION SENSOR WITH A LONGITUDINAL BIAS STACK
22
Patent #:
NONE
Issue Dt:
Application #:
10116245
Filing Dt:
04/04/2002
Publication #:
Pub Dt:
10/09/2003
Title:
Method and apparatus for implementing noise immunity and minimizing delay of CMOS logic circuits
23
Patent #:
Issue Dt:
03/08/2005
Application #:
10116568
Filing Dt:
04/04/2002
Publication #:
Pub Dt:
10/09/2003
Title:
GERMANIUM FIELD EFFECT TRANSISTOR AND METHOD OF FABRICATING THE SAME
24
Patent #:
Issue Dt:
06/01/2004
Application #:
10116584
Filing Dt:
04/04/2002
Publication #:
Pub Dt:
10/09/2003
Title:
APPARATUS AND METHOD FOR REPRESENTING GATED-CLOCK LATCHES FOR PHASE ABSTRACTION
25
Patent #:
Issue Dt:
03/02/2004
Application #:
10116813
Filing Dt:
04/05/2002
Publication #:
Pub Dt:
08/22/2002
Title:
METHOD AND APPARATUS FOR PROCESS INDEPENDENT CLOCK SIGNAL DISTRIBUTION
26
Patent #:
Issue Dt:
03/13/2007
Application #:
10117788
Filing Dt:
04/05/2002
Publication #:
Pub Dt:
12/04/2003
Title:
PROCESS FOR PREPARING A FILM HAVING ALTERNATIVELY MONOLAYERS OF A METAL-METAL BONDED COMPLEX MONOLAYER AND AN ORGANIC MONOLAYER BY LAYER-BY LAYER GROWTH
27
Patent #:
Issue Dt:
11/11/2003
Application #:
10117789
Filing Dt:
04/05/2002
Publication #:
Pub Dt:
10/30/2003
Title:
MOLECULAR ELECTRONIC DEVICE USING METAL-METAL BONDED COMPLEXES
28
Patent #:
Issue Dt:
11/09/2004
Application #:
10117797
Filing Dt:
04/02/2002
Publication #:
Pub Dt:
10/31/2002
Title:
MULTILAYER INTERCONNECT STRUCTURE CONTAINING AIR GAPS AND METHOD FOR MAKING
29
Patent #:
Issue Dt:
01/13/2004
Application #:
10117959
Filing Dt:
04/05/2002
Publication #:
Pub Dt:
10/09/2003
Title:
METHOD AND STRUCTURE OF A DISPOSABLE REVERSED SPACER PROCESS FOR HIGH PERFORMANCE RECESSED CHANNEL CMOS
30
Patent #:
Issue Dt:
05/27/2003
Application #:
10118395
Filing Dt:
04/08/2002
Publication #:
Pub Dt:
08/15/2002
Title:
METHOD AND APPARATUS FOR INJECTION MOLDED FLIP CHIP ENCAPSULATION
31
Patent #:
Issue Dt:
03/13/2007
Application #:
10118751
Filing Dt:
04/09/2002
Publication #:
Pub Dt:
10/09/2003
Title:
SYSTEM AND METHOD FOR SEQUENTIAL TESTING OF HIGH SPEED SERIAL LINK CORE
32
Patent #:
Issue Dt:
10/12/2004
Application #:
10118753
Filing Dt:
04/09/2002
Publication #:
Pub Dt:
10/09/2003
Title:
DISTRIBUTED DC VOLTAGE GENERATOR FOR SYSTEM ON CHIP
33
Patent #:
Issue Dt:
07/22/2003
Application #:
10119458
Filing Dt:
04/09/2002
Title:
SELECTIVELY ROUGHENING CONDUCTORS FOR HIGH FREQUENCY PRINTED WIRING BOARDS
34
Patent #:
Issue Dt:
11/09/2004
Application #:
10119489
Filing Dt:
04/09/2002
Publication #:
Pub Dt:
10/09/2003
Title:
PRINTED WIRING BOARD WITH CONFORMALLY PLATED CIRCUIT TRACES
35
Patent #:
Issue Dt:
06/17/2003
Application #:
10119799
Filing Dt:
04/10/2002
Title:
DAMASCENE DOUBLE-GATE FET
36
Patent #:
Issue Dt:
11/02/2004
Application #:
10119931
Filing Dt:
04/10/2002
Publication #:
Pub Dt:
10/16/2003
Title:
PATTERNED SOI BY FORMATION AND ANNIHILATION OF BURIED OXIDE REGIONS DURING PROCESSING
37
Patent #:
Issue Dt:
08/31/2004
Application #:
10120254
Filing Dt:
04/11/2002
Publication #:
Pub Dt:
11/21/2002
Title:
SI/SIGE OPTOELECTRONIC INTEGRATED CIRCUITS
38
Patent #:
Issue Dt:
02/11/2003
Application #:
10121821
Filing Dt:
04/11/2002
Publication #:
Pub Dt:
08/15/2002
Title:
MULTILAYERED LAMINATE
39
Patent #:
Issue Dt:
12/30/2003
Application #:
10121877
Filing Dt:
04/11/2002
Publication #:
Pub Dt:
10/16/2003
Title:
ANALYTICAL CONSTRAINT GENERATION FOR CUT-BASED GLOBAL PLACEMENT
40
Patent #:
NONE
Issue Dt:
Application #:
10122009
Filing Dt:
04/11/2002
Publication #:
Pub Dt:
10/16/2003
Title:
Medium dose simox over a wide BOX thickness range by a multiple implant, multiple anneal process
41
Patent #:
Issue Dt:
11/09/2004
Application #:
10122857
Filing Dt:
04/15/2002
Publication #:
Pub Dt:
09/05/2002
Title:
INCORPORATION OF CARBON IN SILICON/SILICON GERMANIUM EPITAXIAL LAYER TO ENHANCE YIELD FOR SI-GE BIPOLAR TECHNOLOGY
42
Patent #:
Issue Dt:
01/27/2004
Application #:
10122876
Filing Dt:
04/12/2002
Publication #:
Pub Dt:
10/16/2003
Title:
ATTENUATED EMBEDDED PHASE SHIFT PHOTOMASK BLANKS
43
Patent #:
Issue Dt:
04/27/2004
Application #:
10123493
Filing Dt:
04/15/2002
Publication #:
Pub Dt:
10/16/2003
Title:
REDUNDANT ARRAY ARCHITECTURE FOR WORD REPLACEMENT IN CAM
44
Patent #:
Issue Dt:
05/04/2004
Application #:
10124087
Filing Dt:
04/16/2002
Publication #:
Pub Dt:
10/23/2003
Title:
ANTIREFLECTIVE SIO-CONTAINING COMPOSITIONS FOR HARDMASK LAYER
45
Patent #:
NONE
Issue Dt:
Application #:
10124842
Filing Dt:
04/18/2002
Publication #:
Pub Dt:
10/23/2003
Title:
apparatus for contacting a precision surface with liquid or supercritical carbon dioxide
46
Patent #:
Issue Dt:
01/02/2007
Application #:
10124982
Filing Dt:
04/18/2002
Publication #:
Pub Dt:
11/06/2003
Title:
FACILITATING SIMULATION OF A MODEL WITHIN A DISTRIBUTED ENVIRONMENT
47
Patent #:
NONE
Issue Dt:
Application #:
10125308
Filing Dt:
04/17/2002
Publication #:
Pub Dt:
10/24/2002
Title:
Integrated testcase language for hardware design verification
48
Patent #:
Issue Dt:
03/23/2004
Application #:
10125624
Filing Dt:
04/18/2002
Publication #:
Pub Dt:
12/05/2002
Title:
CIRCUITIZED SUBSTRATE FOR HIGH-FREQUENCY APPLICATIONS
49
Patent #:
Issue Dt:
08/31/2004
Application #:
10127373
Filing Dt:
04/22/2002
Publication #:
Pub Dt:
10/23/2003
Title:
PROCESS OF FABRICATING A PRECISION MICROCONTACT PRINTING STAMP
50
Patent #:
Issue Dt:
12/02/2003
Application #:
10127374
Filing Dt:
04/22/2002
Publication #:
Pub Dt:
10/23/2003
Title:
PROCESS OF FABRICATING A PRECISION MICROCONTACT PRINTING STAMP
51
Patent #:
Issue Dt:
06/06/2006
Application #:
10131554
Filing Dt:
04/24/2002
Publication #:
Pub Dt:
10/30/2003
Title:
METHOD AND SYSTEM FOR AN ON-CHIP AC SELF-TEST CONTROLLER
52
Patent #:
Issue Dt:
09/07/2004
Application #:
10132173
Filing Dt:
04/26/2002
Publication #:
Pub Dt:
10/30/2003
Title:
BARRIER MATERIAL FOR COPPER STRUCTURES
53
Patent #:
Issue Dt:
05/04/2004
Application #:
10132530
Filing Dt:
04/24/2002
Publication #:
Pub Dt:
10/30/2003
Title:
METHOD OF FABRICATING ONE OR MORE TIERS OF AN INTEGRATED CIRCUIT
54
Patent #:
Issue Dt:
10/14/2003
Application #:
10132896
Filing Dt:
04/25/2002
Title:
SOLENOID ELECTRON BEAM LENSES WITH HIGH DEMAGNIFICATION AND LOW ABERRATIONS
55
Patent #:
Issue Dt:
10/19/2004
Application #:
10137274
Filing Dt:
05/01/2002
Publication #:
Pub Dt:
11/06/2003
Title:
METHOD FOR ELIMINATING VIA RESISTANCE SHIFT IN ORGANIC ILD
56
Patent #:
Issue Dt:
11/25/2003
Application #:
10138498
Filing Dt:
05/06/2002
Publication #:
Pub Dt:
09/12/2002
Title:
HIGH SILICON CONTENT MONOMERS AND POLYMERS SUITABLE FOR 193 NM BILAYER RESISTS
57
Patent #:
Issue Dt:
11/30/2004
Application #:
10140517
Filing Dt:
05/07/2002
Publication #:
Pub Dt:
11/13/2003
Title:
AUTOMATED BUFFER INSERTION INCORPORATING CONGESTION RELIEF FOR USE IN CONNECTION WITH PHYSICAL DESIGN OF INTEGRATED CIRCUIT
58
Patent #:
Issue Dt:
12/02/2003
Application #:
10140549
Filing Dt:
05/07/2002
Publication #:
Pub Dt:
11/13/2003
Title:
SPLIT LOCAL AND CONTINUOUS BITLINE FOR FAST DOMINO READ SRAM
59
Patent #:
Issue Dt:
09/28/2004
Application #:
10141279
Filing Dt:
05/08/2002
Publication #:
Pub Dt:
09/12/2002
Title:
GATE OXIDE STABILIZATION BY MEANS OF GERMANIUM COMPONENTS IN GATE CONDUCTOR
60
Patent #:
NONE
Issue Dt:
Application #:
10141482
Filing Dt:
05/08/2002
Publication #:
Pub Dt:
09/19/2002
Title:
Copolymer photoresist with improved etch resistance
61
Patent #:
Issue Dt:
08/24/2004
Application #:
10141637
Filing Dt:
05/07/2002
Publication #:
Pub Dt:
12/05/2002
Title:
METHOD FOR MANUFACTURING AN OPTICAL DEVICE WITH A DEFINED TOTAL DEVICE STRESS
62
Patent #:
Issue Dt:
07/27/2004
Application #:
10141665
Filing Dt:
05/07/2002
Publication #:
Pub Dt:
12/26/2002
Title:
METHOD FOR MANUFACTURING AN OPTICAL DEVICE WITH A DEFINED TOTAL DEVICE STRESS
63
Patent #:
Issue Dt:
06/10/2003
Application #:
10142018
Filing Dt:
05/09/2002
Publication #:
Pub Dt:
11/28/2002
Title:
COMPOSITION FOR PHOTOIMAGING
64
Patent #:
Issue Dt:
03/22/2005
Application #:
10143291
Filing Dt:
05/10/2002
Publication #:
Pub Dt:
11/13/2003
Title:
EEPROM DEVICE WITH SUBSTRATE HOT-ELECTRON INJECTOR FOR LOW-POWER
65
Patent #:
Issue Dt:
09/16/2008
Application #:
10143317
Filing Dt:
05/09/2002
Publication #:
Pub Dt:
11/13/2003
Title:
METHOD FOR SEQUENTIAL COORDINATION OF EXTERNAL DATABASE APPLICATION EVENTS WITH ASYNCHRONOUS INTERNAL DATABASE EVENTS
66
Patent #:
Issue Dt:
03/16/2004
Application #:
10144402
Filing Dt:
05/13/2002
Publication #:
Pub Dt:
11/21/2002
Title:
METHODOLOGY FOR ELECTRICALLY INDUCED SELECTIVE BREAKDOWN OF NANOTUBES
67
Patent #:
Issue Dt:
07/27/2004
Application #:
10144510
Filing Dt:
05/13/2002
Publication #:
Pub Dt:
11/13/2003
Title:
DISK SUBSTRATE WITH MONOSIZED MICROBUMPS
68
Patent #:
Issue Dt:
05/18/2004
Application #:
10144574
Filing Dt:
05/13/2002
Publication #:
Pub Dt:
09/12/2002
Title:
MULTILEVEL INTERCONNECT STRUCTURE CONTAINING AIR GAPS AND METHOD FOR MAKING
69
Patent #:
Issue Dt:
05/08/2007
Application #:
10145018
Filing Dt:
05/15/2002
Publication #:
Pub Dt:
11/20/2003
Title:
CONTENT ADDRESSABLE MEMORY HAVING REDUCED POWER CONSUMPTION
70
Patent #:
NONE
Issue Dt:
Application #:
10145661
Filing Dt:
05/14/2002
Publication #:
Pub Dt:
03/13/2003
Title:
STRUCTURAL DESIGN AND PROCESSES TO CONTROL PROBE POSITION ACCURACY IN A WAFER TEST PROBE ASSEMBLY
71
Patent #:
Issue Dt:
09/09/2003
Application #:
10146154
Filing Dt:
05/15/2002
Title:
CONTENT ADDRESSABLE MEMORY (CAM) WITH ERROR CHECKING AND CORRECTION (ECC) CAPABILITY
72
Patent #:
Issue Dt:
04/01/2008
Application #:
10146331
Filing Dt:
05/15/2002
Publication #:
Pub Dt:
11/21/2002
Title:
METHOD FOR PARALLEL SIMULATION ON A SINGLE MICROPROCESSOR USING META-MODELS
73
Patent #:
Issue Dt:
04/27/2004
Application #:
10147150
Filing Dt:
05/16/2002
Publication #:
Pub Dt:
01/02/2003
Title:
EMBEDDED VERTICAL DRAM ARRAYS WITH SILICIDED BITLINE AND POLYSILICON INTERCONNECT
74
Patent #:
Issue Dt:
01/27/2004
Application #:
10147270
Filing Dt:
05/15/2002
Publication #:
Pub Dt:
11/20/2003
Title:
METHOD OF CONTROLLING GRAIN SIZE IN A POLYSILICON LAYER AND IN SEMICONDUCTOR DEVICES HAVING POLYSILICONE STRUCTURES
75
Patent #:
Issue Dt:
07/28/2009
Application #:
10150783
Filing Dt:
05/17/2002
Publication #:
Pub Dt:
12/19/2002
Title:
INTRUSION DETECTION IN DATA PROCESSING SYSTEMS
76
Patent #:
Issue Dt:
04/12/2005
Application #:
10154796
Filing Dt:
05/24/2002
Publication #:
Pub Dt:
11/27/2003
Title:
NONVOLATILE MEMORY DEVICE UTILIZING SPIN-VALVE-TYPE DESIGNS AND CURRENT PULSES
77
Patent #:
Issue Dt:
02/10/2004
Application #:
10156782
Filing Dt:
05/24/2002
Publication #:
Pub Dt:
11/27/2003
Title:
METHOD AND STRUCTURE FOR ULTRA-LOW CONTACT RESISTANCE CMOS FORMED BY VERTICALLY SELF-ALIGNED COSI2 ON RAISED SOURCE DRAIN SI/SIGE DEVICE
78
Patent #:
Issue Dt:
04/15/2003
Application #:
10158249
Filing Dt:
05/30/2002
Publication #:
Pub Dt:
10/10/2002
Title:
DUAL LAYER ETCH STOP BARRIER
79
Patent #:
Issue Dt:
11/25/2003
Application #:
10159181
Filing Dt:
05/31/2002
Publication #:
Pub Dt:
10/03/2002
Title:
INTERCONNECTION STRUCTURE AND METHOD FOR FABRICATING SAME
80
Patent #:
Issue Dt:
12/28/2004
Application #:
10159573
Filing Dt:
05/31/2002
Publication #:
Pub Dt:
12/05/2002
Title:
ANTIFUSE FOR USE WITH LOW KAPPA DIELECTRIC FOAM INSULATORS
81
Patent #:
Issue Dt:
10/19/2004
Application #:
10159635
Filing Dt:
05/31/2002
Publication #:
Pub Dt:
12/04/2003
Title:
PHOTORESIST COMPOSITION
82
Patent #:
Issue Dt:
11/30/2004
Application #:
10159921
Filing Dt:
05/30/2002
Publication #:
Pub Dt:
12/04/2003
Title:
PARAMETER VARIATION TOLERANT METHOD FOR CIRCUIT DESIGN OPTIMIZATION
83
Patent #:
Issue Dt:
12/09/2003
Application #:
10160300
Filing Dt:
05/30/2002
Publication #:
Pub Dt:
05/22/2003
Title:
ON-CHIP DIAGNOSTIC SYSTEM, INTEGRATED CIRCUIT AND METHOD
84
Patent #:
Issue Dt:
11/25/2003
Application #:
10160627
Filing Dt:
05/31/2002
Title:
METHOD OF REMOVING SILICONE POLYMER DEPOSITS FROM ELECTRONIC COMPONENTS
85
Patent #:
Issue Dt:
05/16/2006
Application #:
10161425
Filing Dt:
06/03/2002
Publication #:
Pub Dt:
12/04/2003
Title:
APPARATUS AND METHOD FOR PROGRAMMABLE FUSE REPAIR TO SUPPORT DYNAMIC RELOCATE AND IMPROVED CACHE TESTING
86
Patent #:
Issue Dt:
10/21/2003
Application #:
10161960
Filing Dt:
06/03/2002
Title:
Method of making backside buried strap for SOI DRAM trench capacitor
87
Patent #:
Issue Dt:
03/27/2007
Application #:
10163340
Filing Dt:
06/07/2002
Publication #:
Pub Dt:
12/11/2003
Title:
METHOD AND APPARATUS FOR CLOCK-AND-DATA RECOVERY USING A SECONDARY DELAY-LOCKED LOOP
88
Patent #:
Issue Dt:
11/30/2004
Application #:
10164242
Filing Dt:
06/05/2002
Publication #:
Pub Dt:
12/11/2003
Title:
SELF-ALIGNED ALTERNATING PHASE SHIFT MASK PATTERNING PROCESS
89
Patent #:
Issue Dt:
10/26/2004
Application #:
10165264
Filing Dt:
06/06/2002
Publication #:
Pub Dt:
12/11/2003
Title:
SELF-ALIGNED BORDERLESS CONTACTS
90
Patent #:
Issue Dt:
09/07/2004
Application #:
10167170
Filing Dt:
06/10/2002
Publication #:
Pub Dt:
04/15/2004
Title:
SENSE-AMP BASED ADDER WITH SOURCE FOLLOWER EVALUATION TREE
91
Patent #:
Issue Dt:
12/02/2003
Application #:
10167635
Filing Dt:
06/12/2002
Publication #:
Pub Dt:
12/19/2002
Title:
TRANSFER MOLDING OF INTEGRATED CIRCUIT PACKAGES
92
Patent #:
Issue Dt:
02/15/2011
Application #:
10170914
Filing Dt:
06/13/2002
Publication #:
Pub Dt:
12/18/2003
Title:
METHOD FOR ETCHING CHEMICALLY INERT METAL OXIDES
93
Patent #:
Issue Dt:
08/17/2004
Application #:
10172649
Filing Dt:
06/14/2002
Publication #:
Pub Dt:
12/18/2003
Title:
ELEVATED SOURCE DRAIN DISPOSABLE SPACER CMOS
94
Patent #:
Issue Dt:
07/20/2004
Application #:
10174748
Filing Dt:
06/19/2002
Publication #:
Pub Dt:
12/25/2003
Title:
STRUCTURES WITH IMPROVED ADHESION TO SI AND C CONTAINING DIELECTRICS AND METHOD FOR PREPARING THE SAME
95
Patent #:
Issue Dt:
06/21/2005
Application #:
10176233
Filing Dt:
06/20/2002
Publication #:
Pub Dt:
12/25/2003
Title:
METHOD AND APPARATUS TO MAKE A SEMICONDUCTOR CHIP SUSCEPTIBLE TO RADIATION FAILURE
96
Patent #:
Issue Dt:
12/23/2003
Application #:
10177243
Filing Dt:
06/21/2002
Publication #:
Pub Dt:
12/26/2002
Title:
PASSIVE DRIVE MATRIX DISPLAY
97
Patent #:
Issue Dt:
08/24/2004
Application #:
10180777
Filing Dt:
06/25/2002
Publication #:
Pub Dt:
04/17/2003
Title:
SELF-ALIGNED CORROSION STOP FOR COPPER C4 AND WIREBOND
98
Patent #:
Issue Dt:
05/31/2005
Application #:
10183336
Filing Dt:
06/27/2002
Publication #:
Pub Dt:
12/19/2002
Title:
SURFACE ENGINEERING TO PREVENT EPI GROWTH ON GATE POLY DURING SELECTIVE EPI PROCESSING
99
Patent #:
Issue Dt:
10/26/2004
Application #:
10185547
Filing Dt:
06/28/2002
Publication #:
Pub Dt:
12/05/2002
Title:
METHOD AND STRUCTURE FOR CONTROLLING THE INTERFACE ROUGHNESS OF COBALT DISILICIDE
100
Patent #:
Issue Dt:
06/29/2004
Application #:
10185580
Filing Dt:
06/28/2002
Publication #:
Pub Dt:
01/09/2003
Title:
CONTROL OF BURIED OXIDE QUALITY IN LOW DOSE SIMOX
Assignor
1
Exec Dt:
06/29/2015
Assignee
1
2070 ROUTE 52
HOPEWELL JUNCTION, NEW YORK 12533
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/28/2024 07:56 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT