|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10720144
|
Filing Dt:
|
11/25/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
CLASS AB DIGITAL TO ANALOG CONVERTER/LINE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10721036
|
Filing Dt:
|
11/21/2003
|
Title:
|
CAM-BASED SEARCH ENGINE DEVICES HAVING ADVANCED SEARCH AND LEARN INSTRUCTION HANDLING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
10721445
|
Filing Dt:
|
11/24/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR COMMUNICATION IN THE PRESENCE OF IMPULSE NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10723574
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
LDPC (LOW DENSITY PARITY CHECK) CODED MODULATION HYBRID DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10724036
|
Filing Dt:
|
12/01/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
RECEIVER HAVING DECISIONAL FEEDBACK EQUALIZER WITH REMODULATION AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10725008
|
Filing Dt:
|
12/02/2003
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
METHOD OF AND SYSTEM FOR PERFORMING DIFFERENTIAL LOSSLESS COMPRESSION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10725771
|
Filing Dt:
|
12/02/2003
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
Reduction of memory requirements by overlaying buffers
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
10725974
|
Filing Dt:
|
12/02/2003
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
VIDEO DISPLAY AND DECODE UTILIZING OFF-CHIP PROCESSOR AND DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10726180
|
Filing Dt:
|
12/02/2003
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
SYSTEM, METHOD, AND APPARATUS FOR DISPLAY MANAGER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10726342
|
Filing Dt:
|
12/03/2003
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
Free pointer pool implementation
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
10726814
|
Filing Dt:
|
12/03/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
PROCESSING HIGH DEFINITION VIDEO DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10727378
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
METHOD OF MANUFACTURING AN ON-CHIP TRANSFORMER BALUN
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10727379
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
Method of manufacture an on-chip inductor having a square geometry and high Q factor
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10727380
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
LOW LOSS DIVERSITY ANTENNA T/R SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10727422
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
ON-CHIP MULTIPLE TAP TRANSFORMER AND INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
10727430
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
DATA PATH SECURITY PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10727431
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
ON-CHIP DIFFERENTIAL MULTI-LAYER INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
10728192
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
TAGGING MECHANISM FOR DATA PATH SECURITY PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10728201
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
APPLICATIONS OF A DIFFERENTIAL LATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10729275
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
MANAGING MULTI-COMPONENT DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10729405
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
BLOCK REDUNDANCY IMPLEMENTATION IN HEIRARCHICAL RAM'S
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
10729443
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
MANAGING BURSTS OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10730093
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
METHOD FOR MAKING AN ENHANCED DIE-UP BALL GRID ARRAY PACKAGE WITH TWO SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
10730405
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
PROCESSING DATA STREAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10731078
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
DYNAMIC REGISTER WITH LOW CLOCK RATE TESTING CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10731667
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
ANALOG TO DIGITAL CONVERTER THAT SERVICES VOICE COMMUNICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10731803
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
EDGE INCREMENTAL REDUNDANCY SUPPORT IN A CELLULAR WIRELESS TERMINAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10731804
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
EDGE INCREMENTAL REDUNDANCY MEMORY STRUCTURE AND MEMORY MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10731858
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
PIPELINE ARCHITECTURE FOR MULTI-SLOT WIRELESS LINK PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10733823
|
Filing Dt:
|
12/11/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
FORWARD ERROR CORRECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
10733856
|
Filing Dt:
|
12/11/2003
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
SYNCHRONIZATION OF MULTIPLE PROCESSORS IN A MULTI-MODE WIRELESS COMMUNICATION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
10733861
|
Filing Dt:
|
12/11/2003
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
Multi-processor platform for wireless communication terminal having partitioned protocol stack
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10734464
|
Filing Dt:
|
12/12/2003
|
Title:
|
CONTENT ADDRESSABLE MEMORY WITH MODE-SELECTABLE MATCH DETECT TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10734666
|
Filing Dt:
|
12/12/2003
|
Title:
|
CONTENT ADDRESSABLE MEMORY WITH SELECTIVE ERROR LOGGING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
10735107
|
Filing Dt:
|
12/12/2003
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING A SEARCH ENGINE USING AN SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10735980
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
DMA ENGINE FOR FETCHING WORDS IN REVERSE ORDER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
10736068
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
HIERARCHICAL COMMUNICATION SYSTEM PROVIDING INTELLIGENT DATA, PROGRAM AND PROCESSING MIGRATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10736125
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
DMA engine for fetching words in reverse bit order
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
10736349
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
ECHO CANCELLATION FOR A PACKET VOICE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
10736434
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
COMMUNICATIONS SIGNAL TRANSCODER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10736681
|
Filing Dt:
|
12/17/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
SYSTEM FOR ESD PROTECTION WITH EXTRA HEADROOM IN RELATIVELY LOW SUPPLY VOLTAGE INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10736819
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
ROADWAY TRAVEL DATA EXCHANGE NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10737358
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
SCHMOO RUNTIME REDUCTION AND DYNAMIC CALIBRATION BASED ON A DLL LOCK VALUE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10737492
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
Dual context audio parser
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10738264
|
Filing Dt:
|
12/17/2003
|
Title:
|
CONTENT ADDRESSABLE MEMORY (CAM) DEVICES HAVING MULTI-BLOCK ERROR DETECTION LOGIC AND ENTRY SELECTIVE ERROR CORRECTION LOGIC THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10739246
|
Filing Dt:
|
12/17/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY WITH CASCADED ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10739874
|
Filing Dt:
|
12/17/2003
|
Title:
|
TECHNIQUE FOR DEALLOCATION OF MEMORY IN A MULTICASTING ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10740085
|
Filing Dt:
|
12/17/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
PRIORITIZATION OF REAL TIME / NON-REAL TIME MEMORY REQUESTS FROM BUS COMPLIANT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10740641
|
Filing Dt:
|
12/22/2003
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
APPARATUS AND METHOD FOR OPTIMIZING ACCESS TO MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10740814
|
Filing Dt:
|
12/22/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
METHODS AND SYSTEMS FOR GENERATING INTERIM VOLTAGE SUPPLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
10741665
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
RF TRANSMITTER HAVING MULTIPLE CONSTANT TRANSMIT POWER LEVELS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10741852
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
RADIO FREQUENCY INTEGRATED CIRCUIT LAYOUT WITH NOISE IMMUNITY BORDER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
10742060
|
Filing Dt:
|
12/20/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
HYPERTRANSPORT/SPI-4 INTERFACE SUPPORTING CONFIGURABLE DESKEWING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10742374
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
RADIO FREQUENCY INTEGRATED CIRCUIT HAVING REDUCED RECEIVER NOISE LEVELS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10742489
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
PHASE LOCKED LOOP CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
10742496
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
HIGH FREQUENCY INTEGRATED CIRCUIT PAD CONFIGURATION INCLUDING ESD PROTECTION CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
10742942
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
PROTECTION CIRCUIT FOR EXTENDING HEADROOM WITH OFF-CHIP INDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10743597
|
Filing Dt:
|
12/22/2003
|
Title:
|
CAM-BASED SEARCH ENGINE DEVICES HAVING INDEX TRANSLATION CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10743962
|
Filing Dt:
|
12/22/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
SYNCHRONOUS CONTENT ADDRESSABLE MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10744488
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
Method and system for a communication device having a single button photo send
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10744517
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
Two-bit branch prediction scheme using reduced memory size
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
10744527
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
PHY CONTROL MODULE FOR A MULTI-PAIR GIGABIT TRANSCEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10744531
|
Filing Dt:
|
12/22/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
VIDEO ENCODING AND VIDEO/AUDIO/DATA MULTIPLEXING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10744785
|
Filing Dt:
|
12/24/2003
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
FINE STEP AND LARGE GAIN RANGE PROGRAMMABLE GAIN AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10744892
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
SYSTEM FOR SUPPORTING UNLIMITED CONSECUTIVE DATA STORES INTO A CACHE MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10745155
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
Mechanism to maintain data coherency for a read-ahead cache
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10745688
|
Filing Dt:
|
12/29/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
METHOD AND CIRCUIT FOR A DUAL SUPPLY AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10746899
|
Filing Dt:
|
12/24/2003
|
Title:
|
STAGGERED COMPARE ARCHITECTURE FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10747124
|
Filing Dt:
|
12/30/2003
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
VARIABLE GAIN AMPLIFIER FOR LOW VOLTAGE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
10747276
|
Filing Dt:
|
12/30/2003
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
SIMULTANEOUS SWITCH TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10747310
|
Filing Dt:
|
12/30/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
VOLTAGE MODE DIFFERENTIAL DRIVER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10747931
|
Filing Dt:
|
12/30/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
MULTI-MODE VARIABLE RATE DIGITAL SATELLITE RECEIVER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10748223
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
System and method for controlling packet transmission using a plurality of buckets
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10748250
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
ANALOG TO DIGITAL CONVERTER WITH INTERPOLATION OF REFERENCE LADDER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
10748290
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
APPARATUS AND METHOD FOR COMMUNICATING ARBITRARILY ENCODED DATA OVER A 1-GIGABIT ETHERNET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10748551
|
Filing Dt:
|
12/30/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
DIRECT ACCESS MODE FOR A CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10748564
|
Filing Dt:
|
12/30/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
INTERNAL EVICT WITH EXTERNAL REQUEST
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
10748639
|
Filing Dt:
|
12/30/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
DYNAMIC TO STATIC CONVERTER WITH NOISE SUPPRESSION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
10749492
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
SYSTEM AND METHOD TO EXTRACT UPLINK STATUS FLAG BITS IN A CELLULAR WIRELESS NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10749661
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
SYSTEM AND METHOD TO CONDUCT IDLE MODE PAGING CHANNEL MONITORING WITHIN A CELLULAR WIRELESS NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
10749799
|
Filing Dt:
|
12/30/2003
|
Title:
|
DIGITAL UNDERSAMPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10749965
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
METHODS AND CIRCUITRY FOR IMPLEMENTING FIRST-IN FIRST-OUT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10750098
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
METHODS AND CIRCUITRY FOR IMPLEMENTING FIRST-IN FIRST-OUT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
10750523
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
MINI-TRANSLATION LOOKASIDE BUFFER FOR USE IN MEMORY TRANSLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10750834
|
Filing Dt:
|
01/05/2004
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
HIGH DENSITY METAL CAPACITOR USING VIA ETCH STOPPING LAYER AS FIELD DIELECTRIC IN DUAL-DAMASCENCE INTERCONNECT PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10750835
|
Filing Dt:
|
01/05/2004
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
HACKER-PROOF ONE TIME PROGRAMMABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10750960
|
Filing Dt:
|
01/05/2004
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR HIGH SPEED TABLE SEARCH
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10750961
|
Filing Dt:
|
01/05/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
System and method for self-adaptive redundancy choice logic
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10751148
|
Filing Dt:
|
01/02/2004
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR ITERATIVE DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
10751508
|
Filing Dt:
|
01/06/2004
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
CIRCUIT OUTPUT STAGE PROTECTION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
10751732
|
Filing Dt:
|
01/02/2004
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR HANDLING TRANSPORT PROTOCOL SEGMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
10752191
|
Filing Dt:
|
01/06/2004
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
ADAPTIVE RADIO TRANSCEIVER WITH A POWER AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
10752336
|
Filing Dt:
|
01/06/2004
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR TRANSMISSION CONTROL PACKET (TCP) SEGMENTATION OFFLOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
10752456
|
Filing Dt:
|
01/06/2004
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
ADAPTIVE RADIO TRANSCEIVER WITH A POWER AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10752581
|
Filing Dt:
|
01/08/2004
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
HIGH LINEARITY LARGE BANDWIDTH, SWITCH INSENSITIVE, PROGRAMMABLE GAIN ATTENUATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10752633
|
Filing Dt:
|
01/07/2004
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
DETERMINATION OF TRANSMITTER DISTORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10752889
|
Filing Dt:
|
01/07/2004
|
Title:
|
CONTENT ADDRESSABLE MEMORY WITH SIMULTANEOUS WRITE AND COMPARE FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
10753194
|
Filing Dt:
|
01/08/2004
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
MOSFET WELL BIASING SCHEME THAT MITIGATES BODY EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
10753560
|
Filing Dt:
|
01/09/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
SATURATED DATAGRAM AGING MECHANISM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10753964
|
Filing Dt:
|
01/08/2004
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
Transporting home networking frame-based communication signals over coaxial cables
|
|