|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08905009
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
MOLDED PLASTIC BALL GRID ARRAY PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
08905336
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
DUAL BANDWIDTH PHASE LOCKED LOOP FREQUENCY LOCK DETECTION SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08905524
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
AMPLIFIER WITH INPUT REFERRED COMMON-MODE ADJUSTMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
08905755
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
METHOD FOR FORMING HIGH DIELECTRIC CONSTANT METAL OXIDES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08905757
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
LOW SELECTIVITY CHEMICAL MECHANICAL POLISHING (CMP) PROCESS FOR USE ON INTEGRATED CIRCUIT METAL INTERCONNECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08907990
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
METHOD FOR FORMING AN MOS TRANSISTOR HAVING A METALLIC GATE ELECTRODE THAT IS FORMED AFTER THE FORMATION OF SELF-ALIGNED SOURCE AND DRAIN REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08909143
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
SEMICONDUCTOR COMPONENT HAVING LEADFRAME WITH OFFSET GROUND PLANE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08912221
|
Filing Dt:
|
08/15/1997
|
|
Title:
|
LATERAL GATE, VERTICAL DRIFT REGION TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08912601
|
Filing Dt:
|
08/18/1997
|
|
Title:
|
METHODS OF DESIGNING A RETICLE AND FORMING A SEMICONDUCTOR DEVICE THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08912726
|
Filing Dt:
|
08/18/1997
|
|
Title:
|
METHOD AND APPARATUS FOR PROCESSING A SEMICONDUCTOR WAFER ON A ROBOTIC TRACK HAVING ACCESS TO IN SITU WAFER BACKSIDE PARTICLE DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08916297
|
Filing Dt:
|
08/22/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08916733
|
Filing Dt:
|
08/18/1997
|
|
Title:
|
METHOD AND APPARATUS FOR MANAGING FAILURE OF A SYSTEM CLOCK IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08917119
|
Filing Dt:
|
08/25/1997
|
|
Title:
|
FABRICATION METHOD FOR A GATE QUALITY OXIDE-COMPOUND SEMICONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
08917122
|
Filing Dt:
|
08/25/1997
|
|
Title:
|
METHOD OF FORMING A SILICON NITRIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08917306
|
Filing Dt:
|
08/25/1997
|
|
Title:
|
DIGITAL OUTPUT BUFFER FOR MULTIPLE VOLTAGE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
08917982
|
Filing Dt:
|
08/27/1997
|
|
Title:
|
METHOD FOR ETCHING A DIELECTRIC LAYER OVER A SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08920658
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
TIRE PRESSURE MONITORING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08921131
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
METHOD OF CHEMICAL MECHANICAL PLANARIZATION USING A WATER RINSE TO PREVENT PARTICLE CONTAMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08924117
|
Filing Dt:
|
09/05/1997
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING OPERAND FEED FORWARD SUPPORT IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08925157
|
Filing Dt:
|
09/08/1997
|
|
Title:
|
SURFACE MOUNTABLE FLEXIBLE INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08925161
|
Filing Dt:
|
09/08/1997
|
|
Title:
|
CIRCUIT COMPENSATING NONLINEARITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08925248
|
Filing Dt:
|
09/08/1997
|
|
Title:
|
TEST STRUCTURE FOR ENABLING BURN-IN TESTING ON AN ENTIRE SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08929123
|
Filing Dt:
|
09/03/1997
|
|
Title:
|
VARIABLE CAPACITOR AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
08929128
|
Filing Dt:
|
09/03/1997
|
|
Title:
|
MEMORY CONTROLLER AND METHOD FOR GENERATING COMMANDS TO A MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08935572
|
Filing Dt:
|
09/23/1997
|
|
Title:
|
METHOD AND APPARATUS FOR TESTING A CIRCUIT MODULE CONCURRENTLY WITH A NON-VOLATILE MEMORY OPERATION IN A MULTI-MODULE DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08937451
|
Filing Dt:
|
09/25/1997
|
|
Title:
|
DATA PROCESSING SYSTEM WITH MEMORY PATCHING AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08939284
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
SEGMENTED BUS ARCHITECTURE (SBA) FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08939637
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
CIRCUIT FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08939764
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
CIRCUIT FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08940605
|
Filing Dt:
|
09/30/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTIPLE OVERLAPPING ROWS OF BOND PADS WITH CONDUCTIVE INTERCONNECTS AND METHOD OF PAD PLACEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08942892
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
"LOW NOISE PREAMPLIFIER"
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08943020
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE PACKAGE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08943325
|
Filing Dt:
|
10/03/1997
|
|
Title:
|
OVERVOLTAGE PROTECTION DEVICE AND METHOD FOR INCREASING SHUNT CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08943442
|
Filing Dt:
|
10/03/1997
|
|
Title:
|
CIRCUIT AND METHOD FOR CALIBRATING A DIGITAL-TO-ANALOG CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08944777
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
UNBUFFERED LATCH RESISTANT TO BACK-WRITING AND METHOD OF OPERATION THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08950605
|
Filing Dt:
|
10/15/1997
|
|
Title:
|
METHOD FOR COATING A SUBSTRATE WITH A COATING SOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
08954149
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
METHOD FOR FORMING A CONDUCTIVE STRUCTURE HAVING A COMPOSITE OR AMORPHOUS BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08954160
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
LITHOGRAPHIC PROXIMITY CORRECTION THROUGH SUBSET FEATURE MODIFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08954191
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
CHEMICAL MECHANICAL POLISHING (CMP) SLURRY FOR POLISHING COPPER INTERCONNECTS WHICH USE TANTALUM-BASED BARRIER LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08954265
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
METHOD AND SYSTEM FOR EFFICIENT MESSAGE VALIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08954386
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
READ ONLY MEMORY ARRAY AND A METHOD OF MANUFACTURING THE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08956966
|
Filing Dt:
|
10/23/1997
|
|
Title:
|
SYSTEM AND METHOD FOR RECOVERING A MICROPROCESSOR FROM A LOCKED BUS STATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08958646
|
Filing Dt:
|
10/27/1997
|
|
Title:
|
METHOD AND CIRCUIT FOR CONTROLLING A PRECHARGE CYCLE OF A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08963436
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08963438
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
METHOD OF CHEMICAL MECHANICAL PLANARIZATION USING COPPER COORDINATING LIGANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08963487
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
CHEMICAL MECHANICAL PLANARIZATION SYSTEM AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
08963492
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
CAPACITOR AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08963627
|
Filing Dt:
|
11/04/1997
|
|
Title:
|
ANALOG COMPARATOR AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08965686
|
Filing Dt:
|
11/06/1997
|
|
Title:
|
SIMD COMPUTATION OF RANK BASED FILTERS FOR M X N GRIDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08972069
|
Filing Dt:
|
11/17/1997
|
|
Title:
|
DATA PROCESSOR WITH A PRIVILEGED STATE FIREWALL AND METHOD THEREFORE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
08976469
|
Filing Dt:
|
11/24/1997
|
|
Title:
|
METHOD FOR FORMING A TENSILE PLASMA ENHANCED NITRIDE CAPPING LAYER OVER A GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08980250
|
Filing Dt:
|
11/28/1997
|
|
Title:
|
INPUT CIRCUIT AND METHOD FOR PROTECTING THE INPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
08980422
|
Filing Dt:
|
11/28/1997
|
|
Title:
|
ADAPTIVE MOTOR CONTROL CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08986483
|
Filing Dt:
|
12/08/1997
|
|
Title:
|
DIGITAL HORIZONTAL FLYBACK CONTROL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08987361
|
Filing Dt:
|
12/09/1997
|
|
Title:
|
METHOD AND OUTPUT BUFFER WITH PROGRAMMABLE BIAS TO ACCOMMODATE MULTIPLE SUPPLY VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08990596
|
Filing Dt:
|
12/15/1997
|
|
Title:
|
CIRCUIT WITH OVERVOLTAGE PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08990780
|
Filing Dt:
|
12/15/1997
|
|
Title:
|
COMPUTER INSTRUCTION WHICH GENERATES MULTIPLE RESULTS OF DIFFERENT DATA TYPES TO IMPROVE SOFTWARE EMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08992465
|
Filing Dt:
|
12/17/1997
|
|
Title:
|
HIGH IMPEDANCE SIGNAL CONVERSION CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
08993514
|
Filing Dt:
|
12/18/1997
|
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING FLOATING POINT PROJECTION INTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08994524
|
Filing Dt:
|
12/19/1997
|
|
Title:
|
SIGMA DELTA CONVERTER WITH FEED-FOPRWARD PATH TO STABILIZE INTEGRATOR SIGNAL SWING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08995359
|
Filing Dt:
|
12/22/1997
|
|
Title:
|
MULTIPLE CONTEXT SOFTWARE ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
08996903
|
Filing Dt:
|
12/23/1997
|
|
Title:
|
PHASE DETECTOR CIRCUIT AND METHOD OF PHASE DETECTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
08997622
|
Filing Dt:
|
12/23/1997
|
|
Title:
|
CIRCUIT AND METHOD FOR INTERLEAVING A DATA STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
08997714
|
Filing Dt:
|
12/23/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE HAVING AN INTERCONNECT OR CONDUCTIVE FILM ELECTRICALLY INSULATED FROM A CONDUCTIVE MEMBER OR REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08998564
|
Filing Dt:
|
12/29/1997
|
|
Title:
|
MULTIPLE BIST CONTROLLERS FOR TESTING MULTIPLE EMBEDDED MEMORY ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08999082
|
Filing Dt:
|
12/29/1997
|
|
Title:
|
CIRCUIT WITH HYSTERESIS AND METHOD USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
09002610
|
Filing Dt:
|
01/05/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A SUBSTRATE HAVING CLUSTERED INTERCONNECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09002789
|
Filing Dt:
|
01/05/1998
|
|
Title:
|
SWITCHED CAPACITOR CIRCUIT AND METHOD FOR REDUCING SAMPLING NOISE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09006212
|
Filing Dt:
|
01/13/1998
|
|
Title:
|
BINARY RATE MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09009346
|
Filing Dt:
|
01/20/1998
|
|
Title:
|
Programmable Logic Device Using A Two Bit Security Scheme To
Prevent Unauthorized Access
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09009396
|
Filing Dt:
|
01/20/1998
|
|
Title:
|
METHOD FOR MAKING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09010044
|
Filing Dt:
|
01/20/1998
|
|
Title:
|
METHOD AND APPARATUS FOR HIGH VOLTAGE GENERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09012414
|
Filing Dt:
|
01/23/1998
|
|
Title:
|
VOLTAGE REGULATOR WITH AUTOMATIC ACCELERATED AGING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
09015846
|
Filing Dt:
|
01/29/1998
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING A CLOCKING SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09015956
|
Filing Dt:
|
01/30/1998
|
|
Title:
|
METHOD FOR FORMING INTERCONNECT BUMPS ON A SEMICONDUCTOR DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09015957
|
Filing Dt:
|
01/30/1998
|
|
Title:
|
METHOD FOR FORMING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09016940
|
Filing Dt:
|
02/02/1998
|
|
Title:
|
COMPARISON CIRCUIT UTILIZING A DIFFRENTIAL AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
09016988
|
Filing Dt:
|
02/02/1998
|
|
Title:
|
LEADFRAME HAVING CONTINUOUSLY REDUCING WIDTH AND SEMICONDUCTOR DEVICE INCLUDING SUCH A LEADFRAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09017562
|
Filing Dt:
|
02/02/1998
|
|
Title:
|
FLIP CHIP BUMP STRUCTURE AND METHOD OF MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09017564
|
Filing Dt:
|
02/02/1998
|
|
Title:
|
APPARATUS FOR IMPROVING THE BATTERY LIFE OF A SELECTIVE CALL RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09017571
|
Filing Dt:
|
02/02/1998
|
|
Title:
|
BIPOLAR TRANSISTOR WITH INCREASED EARLY VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
09017929
|
Filing Dt:
|
02/03/1998
|
|
Title:
|
INTEGRATED ELECTROMAGNETIC DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
09018976
|
Filing Dt:
|
02/05/1998
|
|
Title:
|
CHEMICAL SENSING TRENCH FIELD EFFECT TRANSISTOR AND METHOD FOR SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09022396
|
Filing Dt:
|
02/12/1998
|
|
Title:
|
DATA PROCESSING SYSTEM EXTERNAL PIN CONNECTIVITY TO COMPLEX FUNCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
09022593
|
Filing Dt:
|
02/12/1998
|
|
Title:
|
SELF-ALIGNED METAL-OXIDE-COMPOUND SEMICONDUCTOR DEVICE AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09022595
|
Filing Dt:
|
02/12/1998
|
|
Title:
|
METHOD OF FORMING A GATE QUALITY OXIDE-COMPOUND SEMICONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09022703
|
Filing Dt:
|
02/12/1998
|
|
Title:
|
ULTRAVIOLET TRANSMITTING OXIDE WITH METALLIC OXIDE PHASE AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09022756
|
Filing Dt:
|
02/12/1998
|
|
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09023061
|
Filing Dt:
|
02/13/1998
|
|
Title:
|
METHOD AND APPARATUS FOR EQUALLIZATION IN AN ASYMMETRIC DIGITAL AUBSCRIBER LINE COMMUNICATIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09024443
|
Filing Dt:
|
02/17/1998
|
|
Title:
|
DEVICE AND METHOD FOR SERIALLY COMMUNICATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09028101
|
Filing Dt:
|
02/23/1998
|
|
Title:
|
TANTALUM OXIDE ANTI-REFLECTIVE COATING (ARC) INTEGRATED WITH A METALLIC TRANSISTOR GATE ELECTRODE AND METHOD OF FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09028539
|
Filing Dt:
|
02/24/1998
|
|
Title:
|
DISPLAY CARRIER AND ELECTRONIC DISPLAY CONTROL FOR MULTIPLE DISLAYS IN A PORTABLE ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09032860
|
Filing Dt:
|
03/02/1998
|
|
Title:
|
MULTI-CHIP SEMICONDUCTOR DEVICE AND METHOD FOR MAKING THE DEVICE BY USING MULTIPLE FLIP CHIP INTERFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09033048
|
Filing Dt:
|
03/02/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING PLATED CONTACTS AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09033188
|
Filing Dt:
|
03/02/1998
|
|
Title:
|
ELECTRONIC COMPONENT AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09033752
|
Filing Dt:
|
03/03/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE INHIBITING PARASITIC EFFECTS DURING ELECTROSTATIC DISCHARGE AND METHOD OF FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09036947
|
Filing Dt:
|
03/09/1998
|
|
Title:
|
QUANTUM DEPOSITION DISTRIBUTION CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09037692
|
Filing Dt:
|
03/10/1998
|
|
Title:
|
DATA TRANSFER USING SOFTWARE INTERRUPT SERVICE ROUTINE BETWEEN HOST PROCESSOR AND EXTERNAL DEVICE WITH QUEUE ON HOST PROCESSOR AND HARDWARE QUEUE POINTERS ON EXTERNAL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09038751
|
Filing Dt:
|
03/12/1998
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING VOLTAGE SAMPLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09038752
|
Filing Dt:
|
03/12/1998
|
|
Title:
|
FUSELESS MEMORY REPAIR SYSTEM AND METHOD OF OPERATION
|
|
