|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09344678
|
Filing Dt:
|
06/25/1999
|
Title:
|
LASER WIRE BONDING FOR WIRE EMBEDDED DIELECTRICS TO INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09344820
|
Filing Dt:
|
06/25/1999
|
Title:
|
CBR/VBR TRAFFIC SCHEDULER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09345759
|
Filing Dt:
|
07/01/1999
|
Title:
|
SYSTEM AND METHOD FOR CUSTOMIZING REQUESTED WEB PAGE BASED ON INFORMATION SUCH AS PREVIOUS LOCATION VISITED BY CUSTOMER AND SEARCH TERM USED BY CUSTOMER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09345796
|
Filing Dt:
|
06/30/1999
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
DRAM CAPACITOR ARRAY AND INTEGRATED DEVICE ARRAY OF SUBSTANTIALLY IDENTICALLY SHAPED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09345905
|
Filing Dt:
|
07/01/1999
|
Title:
|
LEAKAGE DETECTION IN FLASH MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09346370
|
Filing Dt:
|
07/01/1999
|
Title:
|
METHODS OF IDENTIFYING DEFECTS IN AN ARRAY OF MEMORY CELLS AND RELATED INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09346454
|
Filing Dt:
|
07/01/1999
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
Title:
|
LEAKAGE DETECTION IN PROGRAMMING ALGORITHM FOR A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09346483
|
Filing Dt:
|
06/30/1999
|
Title:
|
CHARGE PUMP WITH GATED PUMPED OUTPUT DIODE AT INTERMEDIATE STAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09347432
|
Filing Dt:
|
07/02/1999
|
Title:
|
FIELD EFFECT TRANSISTORS AND METHOD OF FORMING FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09347933
|
Filing Dt:
|
07/06/1999
|
Title:
|
SELF-TEST RAM USING EXTERNAL SYNCHRONOUS CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09348555
|
Filing Dt:
|
07/07/1999
|
Title:
|
METHOD AND APPARATUS FOR RAPIDLY TESTING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09348557
|
Filing Dt:
|
07/07/1999
|
Title:
|
METHOD FOR ELECTRICALLY COUPLING BOND PADS OF A MICROELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09348794
|
Filing Dt:
|
07/07/1999
|
Title:
|
SYSTEM FOR IMPROVED MEMORY CELL ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09348808
|
Filing Dt:
|
07/07/1999
|
Title:
|
CHARGE PUMP CIRCUITS AND DEVICES CONTAINING SUCH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09348905
|
Filing Dt:
|
07/06/1999
|
Title:
|
METHODS OF FORMING THIN FILM TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09349052
|
Filing Dt:
|
07/07/1999
|
Title:
|
DEVICE AND METHOD FOR STRESS TESTING A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09349417
|
Filing Dt:
|
07/06/1999
|
Title:
|
HIGH DENSITY SEMICONDUCTOR PACKAGE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09349422
|
Filing Dt:
|
07/07/1999
|
Title:
|
MECHANISM TO EXPAND ADDRESS SPACE OF A SERIAL BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09349522
|
Filing Dt:
|
07/08/1999
|
Title:
|
LOW PROFILE MULTI-IC CHIP PACKAGE CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09349702
|
Filing Dt:
|
07/08/1999
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
Title:
|
NON-VOLATILE MEMORY CAPABLE OF AUTONOMOUSLY EXECUTING A PROGRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09350316
|
Filing Dt:
|
07/09/1999
|
Title:
|
SOFT ERROR DETECTION FOR DIGITAL SIGNAL PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09350601
|
Filing Dt:
|
07/09/1999
|
Title:
|
INTEGRATED CIRCUIT INDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09350602
|
Filing Dt:
|
07/09/1999
|
Title:
|
SACRIFICE READ TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09350687
|
Filing Dt:
|
07/09/1999
|
Title:
|
LOW RESISTANCE GATE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09350692
|
Filing Dt:
|
07/09/1999
|
Title:
|
NON-CONDUCTIVE AND SELF-LEVELING LEADFRAME CLAMP INSERT FOR WIREBONDING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09350693
|
Filing Dt:
|
07/09/1999
|
Title:
|
NON-CONDUCTIVE AND SELF-LEVELING LEADFRAME CLAMP INSERT FOR WIREBONDING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09351074
|
Filing Dt:
|
07/09/1999
|
Title:
|
COPPER DIFFUSION BARRIER, ALUMINUM WETTING LAYER AND IMPROVED METHODS FOR FILLING OPENINGS IN SILICON SUBSTRATES WITH COPPER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09351424
|
Filing Dt:
|
07/12/1999
|
Title:
|
METHOD OF CHEMICAL MECHANICAL POLISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09351603
|
Filing Dt:
|
07/12/1999
|
Title:
|
DATA READING PATH MANAGEMENT ARCHITECTURE FOR A MEMORY DEVICE, PARTICULARLY FOR NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09351706
|
Filing Dt:
|
07/12/1999
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE HAVING INCREASED BREAKDOWN VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09351935
|
Filing Dt:
|
07/12/1999
|
Title:
|
CONDUCTIVE BUMP ARRAY CONTACTORS HAVING AN EJECTOR AND METHODS OF TESTING USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
09351940
|
Filing Dt:
|
07/12/1999
|
Title:
|
INTEGRATED CIRCUIT CHARGE COUPLING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09352479
|
Filing Dt:
|
07/13/1999
|
Title:
|
BALL GRID ARRAY (BGA) ENCAPSULATION MOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09352722
|
Filing Dt:
|
07/13/1999
|
Title:
|
METHOD FOR PROVIDING FAST MEMORY DECODE USING A BANK CONFLICT TABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09352723
|
Filing Dt:
|
07/13/1999
|
Title:
|
APPARATUS FOR PROVIDING FAST MEMORY DECODE USING A BANK CONFLICT TABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09352802
|
Filing Dt:
|
07/13/1999
|
Title:
|
DEFLECTABLE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09353168
|
Filing Dt:
|
07/14/1999
|
Title:
|
SNAP-ON KEYBOARD AND METHOD OF INTEGRATING KEYBOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09353307
|
Filing Dt:
|
07/14/1999
|
Title:
|
MEMORY ARRAY ARCHITECTURE, METHOD OF OPERATING A DYNAMIC RANDOM ACCESS MEMORY, AND METHOD OF MANUFACTURING A DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09353575
|
Filing Dt:
|
07/15/1999
|
Title:
|
METHOD AND APPARTUS FOR REPAIRING DEFECTIVE COLUMNS OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09353756
|
Filing Dt:
|
07/14/1999
|
Title:
|
CIRCUIT AND METHOD FOR READING A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09354304
|
Filing Dt:
|
07/16/1999
|
Title:
|
SEMICONDUCTOR MEMORY HAVING MULTIPLE REDUNDANT COLUMNS WITH OFFSET SEGMENTATION BOUNDARIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09354763
|
Filing Dt:
|
07/29/1999
|
Title:
|
REDUCED TERMINAL TESTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09354926
|
Filing Dt:
|
07/15/1999
|
Title:
|
COMMUNICATION CONTROL FOR A USER OF A CENTRAL COMMUNICATION CENTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09355064
|
Filing Dt:
|
11/26/1999
|
Title:
|
METHOD FOR PROGRAMMING AN EPROM-FLASH TYPE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09356637
|
Filing Dt:
|
07/19/1999
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
Title:
|
METHOD OF OXIDZING A SILICON SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09358178
|
Filing Dt:
|
07/20/1999
|
Title:
|
LASER MARKING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09358248
|
Filing Dt:
|
07/21/1999
|
Title:
|
APPARATUS AND METHOD OF CLAMPING SEMICONDUCTOR DEVICES USING SLIDING FINGER SUPPORTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09358249
|
Filing Dt:
|
07/21/1999
|
Title:
|
APPARATUS AND METHOD OF CLAMPING SEMICONDUCTOR DEVICES USING SLIDING FINGER SUPPORTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09358250
|
Filing Dt:
|
07/21/1999
|
Title:
|
RINSE / DRY APPARATUS INCLUDING A CHAMBER WITH A MOVEABLE SIDE WALL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09358373
|
Filing Dt:
|
07/21/1999
|
Title:
|
HOT PLUG CARTRIDGE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09358543
|
Filing Dt:
|
07/22/1999
|
Title:
|
OPTIMIZED LOW LEAKAGE DIODES, INCLUDING PHOTODIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09359369
|
Filing Dt:
|
07/23/1999
|
Title:
|
METHOD TO ELECTRICALLY PROGRAM ANTIFUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09359923
|
Filing Dt:
|
07/22/1999
|
Title:
|
METHOD FOR MANUFACTURING ELECTRONIC DEVICES HAVING HV TRANSISTORS AND LV TRANSISTORS WITH SALICIDED JUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09360193
|
Filing Dt:
|
07/23/1999
|
Title:
|
METHODS OF FORMING SEMICONDUCTOR DEVICES AND METHODS OF FORMING FIELD EMISSION DISPLAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09360230
|
Filing Dt:
|
07/23/1999
|
Title:
|
FIELD EFFECT TRANSISTOR ASSEMBLIES, INTEGRATED CIRCUITRY, AND METHODS OF FORMING FIELD EFFECT TRANSISTORS AND INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09360349
|
Filing Dt:
|
07/22/1999
|
Title:
|
METHODS OF FORMING CAPACITOR-OVER-BIT LINE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09360550
|
Filing Dt:
|
07/26/1999
|
Title:
|
SYSTEM AND METHOD FOR AN ANTIFUSE BANK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09361009
|
Filing Dt:
|
07/27/1999
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING FORCED SUBSTRATE TEST MODE WITH IMPROVED SUBSTRATE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09361025
|
Filing Dt:
|
07/23/1999
|
Title:
|
METHOD AND APPARATUS FOR ADJUSTING CONTROL SIGNAL TIMING IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09361103
|
Filing Dt:
|
07/26/1999
|
Title:
|
CIRCUIT AND METHOD FOR A MEMORY DEVICE WITH P-CHANNEL ISOLATION GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09361692
|
Filing Dt:
|
07/27/1999
|
Title:
|
SRAM CELL EMPLOYING SUBSTANTIALLY VERTICALLY ELONGATED PULL-UP RESISTORS AND METHODS OF MAKING, AND RESISTOR CONSTRUCTIONS AND METHODS OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09361694
|
Filing Dt:
|
07/27/1999
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS, AND METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09361824
|
Filing Dt:
|
07/27/1999
|
Title:
|
N-CHANNEL VOLTAGE REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09361848
|
Filing Dt:
|
07/27/1999
|
Title:
|
CIRCUIT AND METHOD FOR TESTING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09362909
|
Filing Dt:
|
07/29/1999
|
Title:
|
DRAM AND SRAM MEMORY CELLS WITH REPRESSED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09363003
|
Filing Dt:
|
07/28/1999
|
Title:
|
MEMORY CIRCUIT VOLTAGE REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09363194
|
Filing Dt:
|
07/29/1999
|
Title:
|
SEMICONDUCTOR MEMORY BURST LENGTH COUNT DETERMINATION DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09363258
|
Filing Dt:
|
07/28/1999
|
Title:
|
ROTATING SYSTEM FOR ELECTROCHEMICAL TREATMENT OF SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
09363605
|
Filing Dt:
|
07/29/1999
|
Title:
|
CAPTURING READ DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
09363788
|
Filing Dt:
|
07/29/1999
|
Title:
|
AUDIO VOLUME CONTROL FOR COMPUTER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09363789
|
Filing Dt:
|
07/29/1999
|
Publication #:
|
|
Pub Dt:
|
04/11/2002
| | | | |
Title:
|
STORING A FLUSHED CACHE LINE IN A MEMORY BUFFER OF A CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09364078
|
Filing Dt:
|
07/30/1999
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING A SET OF TESTS FOR INTEGRATED CIRCUIT TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09364142
|
Filing Dt:
|
07/30/1999
|
Title:
|
MICROSCOPE WITH INFRARED IMAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09364351
|
Filing Dt:
|
07/30/1999
|
Title:
|
HEAT SINK CHIP PACKAGE AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09364852
|
Filing Dt:
|
07/30/1999
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
SEMICONDUCTOR CONTAINER STRUCTURE WITH DIFFUSION BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09364947
|
Filing Dt:
|
07/30/1999
|
Title:
|
METHOD AND APPARATUS FOR REMAPPING MEMORY ADDRESSES FOR REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09364980
|
Filing Dt:
|
07/31/1999
|
Title:
|
METHOD AND APPARATUS FOR ETCH OF A SPECIFIC SUBAREA OF A SEMICONDUCTOR WORK OBJECT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09365308
|
Filing Dt:
|
07/30/1999
|
Title:
|
METHOD AND APPARATUS FOR READING A MAGNETORESISTIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09365461
|
Filing Dt:
|
08/02/1999
|
Title:
|
TEST SYSTEM WITH MECHANICAL ALIGNMENT FOR SEMICONDUCTOR CHIP SCALE PACKAGES AND DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09365599
|
Filing Dt:
|
07/30/1999
|
Title:
|
REINFORCEMENT OF LEAD BONDING IN MICROELECTRONICS PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09365659
|
Filing Dt:
|
08/02/1999
|
Title:
|
METHOD OF MAKING INSULATOR FOR ELECTRICAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09365676
|
Filing Dt:
|
08/02/1999
|
Title:
|
TEMPORARY PACKAGE, METHOD AND SYSTEM FOR TESTING SEMICONDUCTOR DICE HAVING BACKSIDE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09366150
|
Filing Dt:
|
08/03/1999
|
Title:
|
STATIC MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09368480
|
Filing Dt:
|
08/04/1999
|
Title:
|
METHOD AND APPARATUS FOR INSTALLING AND GROUNDING A MOTHERBOARD IN A COMPUTER CHASSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09368878
|
Filing Dt:
|
08/05/1999
|
Title:
|
PERSONAL INFORMATION DEVICE AND METHOD FOR DOWNLOADING REPROGRAMMING DATA FROM A COMPUTER TO THE PERSONAL INFORMATION DEVICE VIA THE PCMCIA PORT OR THROUGH A DOCKING STATION WITH BAUD RATE CONVERSION MEANS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09369035
|
Filing Dt:
|
08/04/1999
|
Title:
|
SYNCHRONOUS SRAM HAVING PIPELINED ENABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09370064
|
Filing Dt:
|
08/06/1999
|
Title:
|
METHOD FOR FORMING AN ETCH MASK DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09370080
|
Filing Dt:
|
08/06/1999
|
Title:
|
ETCH STOP FOR USE IN ETCHING OF SILICON OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09370497
|
Filing Dt:
|
08/09/1999
|
Title:
|
METHOD OF FABRICATION OF SEMICONDUCTOR STRUCTURES BY ION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09370498
|
Filing Dt:
|
08/09/1999
|
Title:
|
APPARATUS AND METHODS FOR SUBSTANTIAL PLANARIZATION OF SOLDER BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09370622
|
Filing Dt:
|
08/06/1999
|
Title:
|
SETTING THE COMMON MODE LEVEL OF A DIFFERENTIAL CHARGE PUMP OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09370831
|
Filing Dt:
|
08/09/1999
|
Title:
|
LOW CURRENT REDUNDANCY ANTI-FUSE METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09370833
|
Filing Dt:
|
08/09/1999
|
Title:
|
SUBRESOLUTION GRATING FOR ATTENUATED PHASE SHIFTING MASK FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09370918
|
Filing Dt:
|
08/09/1999
|
Title:
|
APPARATUS FOR APPLYING ATOMIZED ADHESIVE TO A LEADFRAME FOR CHIP BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09371297
|
Filing Dt:
|
08/10/1999
|
Title:
|
INTEGRATED CIRCUIT CLOCK INPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09371549
|
Filing Dt:
|
08/10/1999
|
Title:
|
DEVICE AND METHOD FOR GENERATING A HIGH VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09371681
|
Filing Dt:
|
08/10/1999
|
Title:
|
MULTI-LAYER LEAD FRAME FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09371750
|
Filing Dt:
|
08/10/1999
|
Title:
|
CIRCUIT AND METHOD FOR LOW VOLTAGE, CURRENT SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09371827
|
Filing Dt:
|
08/11/1999
|
Title:
|
ENDPOINT STABILIZATION FOR POLISHING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09372245
|
Filing Dt:
|
08/11/1999
|
Title:
|
METHOD AND APPARATUS FOR REGISTERING FREE FLOW INFORMATION
|
|