skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:039138/0001   Pages: 501
Recorded: 06/16/2016
Attorney Dkt #:F163476
Conveyance: SUPPLEMENT TO THE SECURITY AGREEMENT
Total properties: 5800
Page 33 of 59
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59
1
Patent #:
Issue Dt:
10/25/2016
Application #:
13413440
Filing Dt:
03/06/2012
Publication #:
Pub Dt:
09/12/2013
Title:
SEMICONDUCTOR DEVICE WITH COMPOSITE DRIFT REGION
2
Patent #:
Issue Dt:
02/04/2014
Application #:
13413652
Filing Dt:
03/07/2012
Publication #:
Pub Dt:
10/04/2012
Title:
SEMICONDUCTOR PACKAGE AND LEAD FRAME THEREFOR
3
Patent #:
Issue Dt:
09/15/2015
Application #:
13414697
Filing Dt:
03/07/2012
Publication #:
Pub Dt:
09/12/2013
Title:
METHOD FOR TESTING COMPARATOR AND DEVICE THEREFOR
4
Patent #:
Issue Dt:
04/26/2016
Application #:
13415196
Filing Dt:
03/08/2012
Publication #:
Pub Dt:
09/12/2013
Title:
MULTIPLE PAGE SIZE MEMORY MANAGEMENT UNIT
5
Patent #:
Issue Dt:
01/13/2015
Application #:
13416892
Filing Dt:
03/09/2012
Publication #:
Pub Dt:
09/12/2013
Title:
CIRCUIT AND METHOD FOR MEASURING VOLTAGE
6
Patent #:
Issue Dt:
09/22/2015
Application #:
13419531
Filing Dt:
03/14/2012
Publication #:
Pub Dt:
11/29/2012
Title:
DATA PROCESSING SYSTEM WITH LATENCY TOLERANCE EXECUTION
7
Patent #:
Issue Dt:
08/20/2013
Application #:
13424064
Filing Dt:
03/19/2012
Title:
SAMPLE AND HOLD CIRCUIT AND DIFFERENTIAL SAMPLE AND HOLD CIRCUIT
8
Patent #:
Issue Dt:
08/25/2015
Application #:
13431469
Filing Dt:
03/27/2012
Publication #:
Pub Dt:
10/03/2013
Title:
MICROELECTROMECHANICAL SYSTEM PACKAGE AND METHOD OF TESTING
9
Patent #:
NONE
Issue Dt:
Application #:
13431506
Filing Dt:
03/27/2012
Publication #:
Pub Dt:
10/03/2013
Title:
INTEGRATED CIRCUIT HAVING A STAGGERED HETEROJUNCTION BIPOLAR TRANSISTOR ARRAY
10
Patent #:
Issue Dt:
11/27/2012
Application #:
13434881
Filing Dt:
03/30/2012
Publication #:
Pub Dt:
07/26/2012
Title:
METHOD OF READING MEMORY CELL
11
Patent #:
Issue Dt:
07/16/2013
Application #:
13434946
Filing Dt:
03/30/2012
Title:
PHASE LOCKED LOOP WITH ADAPTIVE BIASING
12
Patent #:
Issue Dt:
12/03/2013
Application #:
13435089
Filing Dt:
03/30/2012
Publication #:
Pub Dt:
10/03/2013
Title:
PHASE LOCKED LOOP WITH ADAPTIVE LOOP FILTER
13
Patent #:
Issue Dt:
09/02/2014
Application #:
13435981
Filing Dt:
03/30/2012
Publication #:
Pub Dt:
10/03/2013
Title:
FULLY COMPLEMENTARY SELF-BIASED DIFFERENTIAL RECEIVER WITH STARTUP CIRCUIT
14
Patent #:
Issue Dt:
07/28/2015
Application #:
13436052
Filing Dt:
03/30/2012
Publication #:
Pub Dt:
10/03/2013
Title:
SYSTEMS WITH MULTIPLE PORT RANDOM NUMBER GENERATORS AND METHODS OF THEIR OPERATION
15
Patent #:
Issue Dt:
10/07/2014
Application #:
13436074
Filing Dt:
03/30/2012
Publication #:
Pub Dt:
10/03/2013
Title:
RANDOM VALUE PRODUCTION METHODS AND SYSTEMS
16
Patent #:
Issue Dt:
10/09/2012
Application #:
13436432
Filing Dt:
03/30/2012
Publication #:
Pub Dt:
09/06/2012
Title:
MICROELECRONIC ASSEMBLY WITH AN EMBEDDED WAVEGUIDE ADAPTER AND METHOD FOR FORMING THE SAME
17
Patent #:
Issue Dt:
02/04/2014
Application #:
13439857
Filing Dt:
04/05/2012
Publication #:
Pub Dt:
10/10/2013
Title:
VITERBI DECODER FOR DECODING CONVOLUTIONALLY ENCODED DATA STREAM
18
Patent #:
Issue Dt:
06/14/2016
Application #:
13440728
Filing Dt:
04/05/2012
Publication #:
Pub Dt:
10/10/2013
Title:
SYSTEM AND METHOD FOR CACHE ACCESS
19
Patent #:
Issue Dt:
07/07/2015
Application #:
13441217
Filing Dt:
04/06/2012
Publication #:
Pub Dt:
10/10/2013
Title:
ELECTRONIC DEVICES WITH MULTIPLE AMPLIFIER STAGES AND METHODS OF THEIR MANUFACTURE
20
Patent #:
Issue Dt:
08/18/2015
Application #:
13441335
Filing Dt:
04/06/2012
Publication #:
Pub Dt:
10/10/2013
Title:
SMART CHARGE PUMP CONFIGURATION FOR NON-VOLATILE MEMORIES
21
Patent #:
Issue Dt:
06/17/2014
Application #:
13441414
Filing Dt:
04/06/2012
Publication #:
Pub Dt:
10/10/2013
Title:
WRITE CONTENTION-FREE, NOISE-TOLERANT MULTI-PORT BITCELL
22
Patent #:
Issue Dt:
12/09/2014
Application #:
13441426
Filing Dt:
04/06/2012
Publication #:
Pub Dt:
07/04/2013
Title:
NON-VOLATILE MEMORY (NVM) AND LOGIC INTEGRATION
23
Patent #:
Issue Dt:
11/18/2014
Application #:
13441448
Filing Dt:
04/06/2012
Publication #:
Pub Dt:
10/10/2013
Title:
INTEGRATED CIRCUIT PACKAGE AND METHOD OF FORMING THE SAME
24
Patent #:
Issue Dt:
02/04/2014
Application #:
13441924
Filing Dt:
04/09/2012
Publication #:
Pub Dt:
10/10/2013
Title:
LEAD FRAME WITH GROOVED LEAD FINGER
25
Patent #:
Issue Dt:
08/06/2013
Application #:
13441928
Filing Dt:
04/09/2012
Title:
METHOD OF ASSEMBLING PRESSURE SENSOR DEVICE
26
Patent #:
Issue Dt:
08/05/2014
Application #:
13442014
Filing Dt:
04/09/2012
Publication #:
Pub Dt:
10/10/2013
Title:
SEMICONDUCTOR DEVICE WITH EMBEDDED HEAT SPREADING
27
Patent #:
Issue Dt:
11/12/2013
Application #:
13442015
Filing Dt:
04/09/2012
Publication #:
Pub Dt:
10/10/2013
Title:
SEMICONDUCTOR DEVICE WITH HEAT DISSIPATION
28
Patent #:
Issue Dt:
10/14/2014
Application #:
13442046
Filing Dt:
04/09/2012
Publication #:
Pub Dt:
10/10/2013
Title:
RERAM DEVICE STRUCTURE
29
Patent #:
Issue Dt:
05/13/2014
Application #:
13442142
Filing Dt:
04/09/2012
Publication #:
Pub Dt:
10/10/2013
Title:
LOGIC TRANSISTOR AND NON-VOLATILE MEMORY CELL INTEGRATION
30
Patent #:
Issue Dt:
05/14/2013
Application #:
13442864
Filing Dt:
04/10/2012
Title:
SCAN CHAIN RE-ORDERING IN ELECTRONIC CIRCUIT DESIGN BASED ON REGION CONGESTION IN LAYOUT PLAN
31
Patent #:
Issue Dt:
06/04/2013
Application #:
13442873
Filing Dt:
04/10/2012
Title:
SYSTEM TO INTERFACE ANALOG-TO-DIGITAL CONVERTERS TO INPUTS WITH ARBITRARY COMMON-MODES
32
Patent #:
Issue Dt:
02/04/2014
Application #:
13442878
Filing Dt:
04/10/2012
Publication #:
Pub Dt:
10/18/2012
Title:
METHOD OF ASSEMBLING SEMICONDUCTOR DEVICE INCLUDING INSULATING SUBSTRATE AND HEAT SINK
33
Patent #:
Issue Dt:
04/14/2015
Application #:
13443720
Filing Dt:
04/10/2012
Publication #:
Pub Dt:
10/10/2013
Title:
TEMPERATURE SENSOR
34
Patent #:
Issue Dt:
05/27/2014
Application #:
13444195
Filing Dt:
04/11/2012
Publication #:
Pub Dt:
10/17/2013
Title:
High Precision Single Edge Capture and Delay Measurement Circuit
35
Patent #:
Issue Dt:
12/30/2014
Application #:
13445582
Filing Dt:
04/12/2012
Publication #:
Pub Dt:
10/17/2013
Title:
CONTROLLER FOR MANAGING A RESET OF A SUBSET OF THREADS IN A MULTI-THREAD SYSTEM
36
Patent #:
Issue Dt:
02/04/2014
Application #:
13447305
Filing Dt:
04/16/2012
Publication #:
Pub Dt:
10/17/2013
Title:
INTEGRATED CIRCUIT POWER MANAGEMENT VERIFICATION METHOD
37
Patent #:
Issue Dt:
10/08/2013
Application #:
13447369
Filing Dt:
04/16/2012
Publication #:
Pub Dt:
08/09/2012
Title:
METHOD OF FORMING AN INVERTED T SHAPED CHANNEL STRUCTURE FOR AN INVERTED T CHANNEL FIELD EFFECT TRANSISTOR DEVICE
38
Patent #:
Issue Dt:
08/22/2017
Application #:
13448062
Filing Dt:
04/16/2012
Publication #:
Pub Dt:
10/17/2013
Title:
Semiconductor Device with False Drain
39
Patent #:
Issue Dt:
08/18/2015
Application #:
13448531
Filing Dt:
04/17/2012
Publication #:
Pub Dt:
09/27/2012
Title:
SPLIT-GATE NON-VOLATILE MEMORY CELLS HAVING IMPROVED OVERLAP TOLERANCE
40
Patent #:
Issue Dt:
01/12/2016
Application #:
13448994
Filing Dt:
04/17/2012
Publication #:
Pub Dt:
10/17/2013
Title:
SEMICONDUCTOR DEVICE WITH INTEGRATED BREAKDOWN PROTECTION
41
Patent #:
Issue Dt:
11/15/2016
Application #:
13449411
Filing Dt:
04/18/2012
Publication #:
Pub Dt:
10/24/2013
Title:
PREDICATE TRACE COMPRESSION
42
Patent #:
Issue Dt:
11/19/2013
Application #:
13450307
Filing Dt:
04/18/2012
Title:
EFFICIENT TRANSCODING BETWEEN FORMATS USING MACROBLOCK BUFFER
43
Patent #:
Issue Dt:
06/03/2014
Application #:
13451312
Filing Dt:
04/19/2012
Publication #:
Pub Dt:
10/24/2013
Title:
SHARING STACKED BJT CLAMPS FOR SYSTEM LEVEL ESD PROTECTION
44
Patent #:
Issue Dt:
05/13/2014
Application #:
13451876
Filing Dt:
04/20/2012
Publication #:
Pub Dt:
10/24/2013
Title:
METHODS AND SYSTEMS FOR ERASE BIASING OF SPLIT-GATE NON-VOLATILE MEMORY CELLS
45
Patent #:
Issue Dt:
08/12/2014
Application #:
13452501
Filing Dt:
04/20/2012
Publication #:
Pub Dt:
10/24/2013
Title:
ERROR DETECTION WITHIN A MEMORY
46
Patent #:
Issue Dt:
10/11/2016
Application #:
13452838
Filing Dt:
04/21/2012
Publication #:
Pub Dt:
10/24/2013
Title:
TWO-TOUCH GESTURE DETECTION ON A FOUR-WIRE RESISTIVE TOUCHSCREEN
47
Patent #:
Issue Dt:
08/04/2015
Application #:
13453127
Filing Dt:
04/23/2012
Publication #:
Pub Dt:
10/24/2013
Title:
High Speed Gallium Nitride Transistor Devices
48
Patent #:
Issue Dt:
09/08/2015
Application #:
13454505
Filing Dt:
04/24/2012
Publication #:
Pub Dt:
10/24/2013
Title:
SYSTEM AND METHOD FOR DIRECT MEMORY ACCESS BUFFER UTILIZATION BY SETTING DMA CONTROLLER WITH PLURALITY OF ARBITRATION WEIGHTS ASSOCIATED WITH DIFFERENT DMA ENGINES
49
Patent #:
Issue Dt:
10/01/2013
Application #:
13455154
Filing Dt:
04/25/2012
Title:
PRESSURE SENSOR DEVICE AND METHOD OF ASSEMBLING SAME
50
Patent #:
Issue Dt:
12/17/2013
Application #:
13455400
Filing Dt:
04/25/2012
Publication #:
Pub Dt:
10/31/2013
Title:
SAMPLE AND HOLD CIRCUIT
51
Patent #:
Issue Dt:
12/20/2016
Application #:
13455800
Filing Dt:
04/25/2012
Publication #:
Pub Dt:
10/31/2013
Title:
APPARATUS AND METHOD FOR MEMORY COPY AT A PROCESSOR
52
Patent #:
Issue Dt:
07/15/2014
Application #:
13456217
Filing Dt:
04/26/2012
Publication #:
Pub Dt:
10/31/2013
Title:
BUFFER AND CONTROL CIRCUIT FOR SYNCHRONOUS MEMORY CONTROLLER
53
Patent #:
Issue Dt:
05/05/2015
Application #:
13457248
Filing Dt:
04/26/2012
Publication #:
Pub Dt:
10/31/2013
Title:
MEMORY WITH WORD LEVEL POWER GATING
54
Patent #:
Issue Dt:
08/18/2015
Application #:
13457669
Filing Dt:
04/27/2012
Publication #:
Pub Dt:
10/31/2013
Title:
EMULATED ELECTRICALLY ERASABLE MEMORY PARALLEL RECORD MANAGEMENT
55
Patent #:
Issue Dt:
11/13/2012
Application #:
13457874
Filing Dt:
04/27/2012
Publication #:
Pub Dt:
08/23/2012
Title:
INCIDENT AND REFLECTED SIGNAL PHASE DIFFERENCE DETECTION
56
Patent #:
Issue Dt:
05/26/2015
Application #:
13458205
Filing Dt:
04/27/2012
Publication #:
Pub Dt:
10/31/2013
Title:
DELAY COMPENSATION CIRCUIT
57
Patent #:
Issue Dt:
11/01/2016
Application #:
13458224
Filing Dt:
04/27/2012
Publication #:
Pub Dt:
10/31/2013
Title:
VERTICALLY PACKAGED INTEGRATED CIRCUIT
58
Patent #:
Issue Dt:
06/02/2015
Application #:
13458537
Filing Dt:
04/27/2012
Publication #:
Pub Dt:
10/31/2013
Title:
SENSOR DEVICE AND RELATED FABRICATION METHODS
59
Patent #:
Issue Dt:
04/14/2015
Application #:
13458950
Filing Dt:
04/27/2012
Publication #:
Pub Dt:
10/31/2013
Title:
MICROELECTROMECHANICAL SYSTEMS DEVICES AND METHODS FOR THE FABRICATION THEREOF
60
Patent #:
Issue Dt:
04/29/2014
Application #:
13459344
Filing Dt:
04/30/2012
Publication #:
Pub Dt:
10/31/2013
Title:
ERASING A NON-VOLATILE MEMORY (NVM) SYSTEM HAVING ERROR CORRECTION CODE (ECC)
61
Patent #:
Issue Dt:
05/06/2014
Application #:
13459500
Filing Dt:
04/30/2012
Publication #:
Pub Dt:
10/31/2013
Title:
NON-VOLATILE MEMORY (NVM) RESET SEQUENCE WITH BUILT-IN READ CHECK
62
Patent #:
Issue Dt:
05/20/2014
Application #:
13459545
Filing Dt:
04/30/2012
Publication #:
Pub Dt:
10/31/2013
Title:
METHOD TO CONFIGURE SERIAL COMMUNICATIONS AND DEVICE THEREOF
63
Patent #:
Issue Dt:
05/02/2017
Application #:
13459841
Filing Dt:
04/30/2012
Publication #:
Pub Dt:
10/31/2013
Title:
FIFO BUFFER SYSTEM PROVIDING SAME CLOCK CYCLE RESPONSE TO POP COMMANDS
64
Patent #:
Issue Dt:
01/21/2014
Application #:
13460020
Filing Dt:
04/30/2012
Publication #:
Pub Dt:
10/31/2013
Title:
GLASS FRIT WAFER BOND PROTECTIVE STRUCTURE
65
Patent #:
Issue Dt:
01/21/2014
Application #:
13460226
Filing Dt:
04/30/2012
Publication #:
Pub Dt:
10/31/2013
Title:
METHOD AND APPARATUS FOR RADIO-FREQUENCY CONTROLLABLE LED LAMP FIXTURE ANTENNA
66
Patent #:
Issue Dt:
01/05/2016
Application #:
13460287
Filing Dt:
04/30/2012
Publication #:
Pub Dt:
10/31/2013
Title:
Virtualized Instruction Extensions for System Partitioning
67
Patent #:
Issue Dt:
10/13/2015
Application #:
13460719
Filing Dt:
04/30/2012
Publication #:
Pub Dt:
10/31/2013
Title:
CRYPTOGRAPHIC PROCESSING WITH RANDOM NUMBER GENERATOR CHECKING
68
Patent #:
Issue Dt:
02/04/2014
Application #:
13461801
Filing Dt:
05/02/2012
Publication #:
Pub Dt:
11/15/2012
Title:
SEMICONDUCTOR DEVICE WITH STAGGERED LEADS
69
Patent #:
Issue Dt:
04/01/2014
Application #:
13462823
Filing Dt:
05/03/2012
Publication #:
Pub Dt:
11/22/2012
Title:
METHOD AND SYSTEM FOR TESTING OSCILLATOR CIRCUIT
70
Patent #:
Issue Dt:
04/01/2014
Application #:
13462827
Filing Dt:
05/03/2012
Publication #:
Pub Dt:
11/22/2012
Title:
FLANK WETTABLE SEMICONDUCTOR DEVICE
71
Patent #:
NONE
Issue Dt:
Application #:
13462993
Filing Dt:
05/03/2012
Publication #:
Pub Dt:
11/07/2013
Title:
APPARATUS AND METHOD FOR DYNAMIC ALLOCATION OF EXECUTION QUEUES
72
Patent #:
Issue Dt:
04/07/2015
Application #:
13463034
Filing Dt:
05/03/2012
Publication #:
Pub Dt:
11/07/2013
Title:
VERIFICATION OF DESIGN DERIVED FROM POWER INTENT
73
Patent #:
Issue Dt:
07/30/2013
Application #:
13465046
Filing Dt:
05/07/2012
Title:
LOW PASS FILTER CIRCUIT
74
Patent #:
Issue Dt:
03/15/2016
Application #:
13465651
Filing Dt:
05/07/2012
Publication #:
Pub Dt:
11/07/2013
Title:
TESTER AND METHOD FOR TESTING A STRIP OF DEVICES
75
Patent #:
Issue Dt:
10/07/2014
Application #:
13465761
Filing Dt:
05/07/2012
Publication #:
Pub Dt:
11/07/2013
Title:
Semiconductor Device with Drain-End Drift Diminution
76
Patent #:
Issue Dt:
10/07/2014
Application #:
13466642
Filing Dt:
05/08/2012
Publication #:
Pub Dt:
11/14/2013
Title:
MISMATCH VERIFICATION DEVICE AND METHODS THEREOF
77
Patent #:
Issue Dt:
12/30/2014
Application #:
13471402
Filing Dt:
05/14/2012
Publication #:
Pub Dt:
11/14/2013
Title:
CELL BALANCE CONFIGURATION FOR PIN COUNT REDUCTION
78
Patent #:
Issue Dt:
12/09/2014
Application #:
13472319
Filing Dt:
05/15/2012
Publication #:
Pub Dt:
11/21/2013
Title:
SYSTEMS AND METHODS FOR PROVIDING SEMAPHORE-BASED PROTECTION OF SYSTEM RESOURCES
79
Patent #:
Issue Dt:
04/30/2013
Application #:
13475946
Filing Dt:
05/19/2012
Title:
PHASE-LOCKED LOOP (PLL) CIRCUIT
80
Patent #:
Issue Dt:
04/01/2014
Application #:
13475947
Filing Dt:
05/19/2012
Publication #:
Pub Dt:
11/21/2013
Title:
TAMPER DETECTOR FOR SECURE MODULE
81
Patent #:
Issue Dt:
10/01/2013
Application #:
13475948
Filing Dt:
05/19/2012
Title:
MEMORY BUILT-IN-SELF TESTING IN MULTI-CORE INTEGRATED CIRCUIT
82
Patent #:
Issue Dt:
03/31/2015
Application #:
13476711
Filing Dt:
05/21/2012
Publication #:
Pub Dt:
11/21/2013
Title:
TEST FLOW TO DETECT A LATENT LEAKY BIT OF A NON-VOLATILE MEMORY
83
Patent #:
Issue Dt:
03/31/2015
Application #:
13477764
Filing Dt:
05/22/2012
Publication #:
Pub Dt:
11/28/2013
Title:
LOW-TEMPERATURE FLIP CHIP DIE ATTACH
84
Patent #:
Issue Dt:
12/09/2014
Application #:
13478557
Filing Dt:
05/23/2012
Publication #:
Pub Dt:
11/28/2013
Title:
CAVITY-TYPE SEMICONDUCTOR PACKAGE AND METHOD OF PACKAGING SAME
85
Patent #:
Issue Dt:
08/16/2016
Application #:
13479168
Filing Dt:
05/23/2012
Publication #:
Pub Dt:
11/28/2013
Title:
SENSOR DEVICE AND RELATED OPERATING METHODS
86
Patent #:
Issue Dt:
05/27/2014
Application #:
13479319
Filing Dt:
05/24/2012
Publication #:
Pub Dt:
11/28/2013
Title:
NON-OVERLAPPING CLOCK GENERATOR CIRCUIT AND METHOD
87
Patent #:
Issue Dt:
05/12/2015
Application #:
13480931
Filing Dt:
05/25/2012
Publication #:
Pub Dt:
01/17/2013
Title:
TRANSISTORS WITH DUAL LAYER PASSIVATION
88
Patent #:
Issue Dt:
12/10/2013
Application #:
13480971
Filing Dt:
05/25/2012
Publication #:
Pub Dt:
11/28/2013
Title:
STATE RETENTION SUPPLY VOLTAGE DISTRIBUTION USING CLOCK NETWORK SHIELDING
89
Patent #:
NONE
Issue Dt:
Application #:
13480977
Filing Dt:
05/25/2012
Publication #:
Pub Dt:
11/28/2013
Title:
VEHICLE-BORNE RADAR SYSTEMS WITH CONTINUOUS-TIME, SIGMA DELTA ANALOG-TO-DIGITAL CONVERTERS, AND METHODS OF THEIR OPERATION
90
Patent #:
Issue Dt:
08/18/2015
Application #:
13481908
Filing Dt:
05/28/2012
Publication #:
Pub Dt:
11/28/2013
Title:
SYSTEM AND METHODS FOR ENABLING A CONTROLLER AREA NETWORK (CAN) DEVICE TO OPERATE IN DIFFERENT POWER MODES BASED UPON THE PAYLOAD OF A WAKE-UP MESSAGE
91
Patent #:
Issue Dt:
01/06/2015
Application #:
13482332
Filing Dt:
05/29/2012
Publication #:
Pub Dt:
12/05/2013
Title:
MEMS SENSOR WITH STRESS ISOLATION AND METHOD OF FABRICATION
92
Patent #:
Issue Dt:
04/07/2015
Application #:
13483064
Filing Dt:
05/30/2012
Publication #:
Pub Dt:
12/05/2013
Title:
SEMICONDUCTOR DEVICE WITH REDISTRIBUTED CONTACTS
93
Patent #:
Issue Dt:
09/16/2014
Application #:
13483764
Filing Dt:
05/30/2012
Publication #:
Pub Dt:
12/05/2013
Title:
MULTI-PORT REGISTER FILE WITH MULTIPLEXED DATA
94
Patent #:
Issue Dt:
03/10/2015
Application #:
13483968
Filing Dt:
05/30/2012
Publication #:
Pub Dt:
12/05/2013
Title:
STRESS-BASED TECHNIQUES FOR DETECTING AN IMMINENT READ FAILURE IN A NON-VOLATILE MEMORY ARRAY
95
Patent #:
Issue Dt:
04/08/2014
Application #:
13484022
Filing Dt:
05/30/2012
Publication #:
Pub Dt:
12/05/2013
Title:
TECHNIQUES FOR CHECKING COMPUTER-AIDED DESIGN LAYERS OF A DEVICE TO REDUCE THE OCCURRENCE OF MISSING DECK RULES
96
Patent #:
Issue Dt:
04/29/2014
Application #:
13484304
Filing Dt:
05/31/2012
Publication #:
Pub Dt:
12/05/2013
Title:
SAMPLING SWITCH CIRCUIT THAT USES CORRELATED LEVEL SHIFTING
97
Patent #:
Issue Dt:
01/13/2015
Application #:
13484326
Filing Dt:
05/31/2012
Publication #:
Pub Dt:
12/05/2013
Title:
CIRCUITRY INCLUDING RESISTIVE RANDOM ACCESS MEMORY STORAGE CELLS AND METHODS FOR FORMING SAME
98
Patent #:
Issue Dt:
02/17/2015
Application #:
13484353
Filing Dt:
05/31/2012
Publication #:
Pub Dt:
12/05/2013
Title:
MOLD COMPOUND COMPATIBILITY TEST SYSTEM AND METHODS THEREOF
99
Patent #:
Issue Dt:
08/12/2014
Application #:
13484664
Filing Dt:
05/31/2012
Publication #:
Pub Dt:
12/05/2013
Title:
SYSTEM, METHOD AND APPARATUS FOR LEADLESS SURFACE MOUNTED SEMICONDUCTOR PACKAGE
100
Patent #:
Issue Dt:
07/16/2013
Application #:
13484859
Filing Dt:
05/31/2012
Title:
DYNAMIC LOGIC CIRCUIT
Assignor
1
Exec Dt:
05/25/2016
Assignee
1
1300 THAMES STREET, 4TH FLOOR
THAMES STREET WHARF
BALTIMORE, MARYLAND 21231
Correspondence name and address
DARLENA BARI STARK
1025 VERMONT AVE NW, SUITE 1130
NATIONAL CORPORATE RESEARCH, LTD.
WASHINGTON, DC 20005

Search Results as of: 06/19/2024 08:28 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT