USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	048746/0001			Pages:	69
		Recorded:	03/29/2019
Attorney Dkt #:	69008/27
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 782
Page 4 of 8
Pages: 1 2 3 4 5 6 7 8

1

Patent #:	7555668	Issue Dt:	06/30/2009	Application #:	11488494	Filing Dt:	07/18/2006
Publication #:	US20080022145	Pub Dt:	01/24/2008
Title:	DRAM INTERFACE CIRCUITS THAT SUPPORT FAST DESKEW CALIBRATION AND METHODS OF OPERATING SAME

2

Patent #:	7436224	Issue Dt:	10/14/2008	Application #:	11494847	Filing Dt:	07/27/2006
Publication #:	US20080024176	Pub Dt:	01/31/2008
Title:	LOW VARIATION VOLTAGE OUTPUT DIFFERENTIAL FOR DIFFERENTIAL DRIVERS

3

Patent #:	7774526	Issue Dt:	08/10/2010	Application #:	11521886	Filing Dt:	09/14/2006
Publication #:	US20080071944	Pub Dt:	03/20/2008
Title:	METHOD FOR DETERMINISTIC TIMED TRANSFER OF DATA WITH MEMORY USING A SERIAL INTERFACE

4

Patent #:	7827324	Issue Dt:	11/02/2010	Application #:	11524660	Filing Dt:	09/20/2006
Publication #:	US20080126607	Pub Dt:	05/29/2008
Title:	METHOD OF HANDLING FLOW CONTROL IN DAISY-CHAIN PROTOCOLS

5

Patent #:	7474011	Issue Dt:	01/06/2009	Application #:	11527374	Filing Dt:	09/25/2006
Publication #:	US20080122473	Pub Dt:	05/29/2008
Title:	METHOD FOR IMPROVED SINGLE EVENT LATCH UP RESISTANCE IN AN INTEGRATED CIRCUIT

6

Patent #:	7279938	Issue Dt:	10/09/2007	Application #:	11532657	Filing Dt:	09/18/2006
Title:	DELAY CHAIN INTEGRATED CIRCUITS HAVING BINARY-WEIGHTED DELAY CHAIN UNITS WITH BUILT-IN PHASE COMPARATORS THEREIN

7

Patent #:	7918977	Issue Dt:	04/05/2011	Application #:	11533729	Filing Dt:	09/20/2006
Publication #:	US20070102294	Pub Dt:	05/10/2007
Title:	SOLID STATE ELECTROCHEMICAL GAS SENSOR AND METHOD FOR FABRICATING SAME

8

Patent #:	7329958	Issue Dt:	02/12/2008	Application #:	11536210	Filing Dt:	09/28/2006
Title:	METHOD AND APPARATUS WITH POWER AND GROUND STRIPS FOR CONNECTING TO DECOUPLING CAPACITORS

9

Patent #:	7564268	Issue Dt:	07/21/2009	Application #:	11557320	Filing Dt:	11/07/2006
Publication #:	US20080122487	Pub Dt:	05/29/2008
Title:	LOW POWER LOGIC OUTPUT BUFFER

10

Patent #:	7394414	Issue Dt:	07/01/2008	Application #:	11587105	Filing Dt:	10/19/2006
Publication #:	US20070222653	Pub Dt:	09/27/2007
Title:	ERROR REDUCTION IN A DIGITAL-TO-ANALOG (DAC) CONVERTER

11

Patent #:	7656007	Issue Dt:	02/02/2010	Application #:	11590940	Filing Dt:	11/01/2006
Publication #:	US20080099901	Pub Dt:	05/01/2008
Title:	PACKAGE SUBSTRATE WITH INSERTED DISCRETE CAPACITORS

12

Patent #:	7734002	Issue Dt:	06/08/2010	Application #:	11599895	Filing Dt:	11/14/2006
Publication #:	US20080112526	Pub Dt:	05/15/2008
Title:	PHASE DIFFERENCE DETECTOR HAVING CONCURRENT FINE AND COARSE CAPABILITIES

13

Patent #:	7898288	Issue Dt:	03/01/2011	Application #:	11608234	Filing Dt:	12/07/2006
Publication #:	US20080136443	Pub Dt:	06/12/2008
Title:	INPUT TERMINATION FOR DELAY LOCKED LOOP FEEDBACK WITH IMPEDANCE MATCHING

14

Patent #:	7809871	Issue Dt:	10/05/2010	Application #:	11608236	Filing Dt:	12/07/2006
Publication #:	US20080140891	Pub Dt:	06/12/2008
Title:	COMMON ACCESS RING SYSTEM

15

Patent #:	7814248	Issue Dt:	10/12/2010	Application #:	11608239	Filing Dt:	12/07/2006
Publication #:	US20080140892	Pub Dt:	06/12/2008
Title:	COMMON ACCESS RING/SUB-RING SYSTEM

16

Patent #:	7647535	Issue Dt:	01/12/2010	Application #:	11612740	Filing Dt:	12/19/2006
Publication #:	US20080143383	Pub Dt:	06/19/2008
Title:	USING A DELAY CLOCK TO OPTIMIZE THE TIMING MARGIN OF SEQUENTIAL LOGIC

17

Patent #:	7602226	Issue Dt:	10/13/2009	Application #:	11618545	Filing Dt:	12/29/2006
Title:	METHOD AND APPARATUS FOR CLOCK GENERATION

18

Patent #:	7571300	Issue Dt:	08/04/2009	Application #:	11621105	Filing Dt:	01/08/2007
Publication #:	US20080168256	Pub Dt:	07/10/2008
Title:	MODULAR DISTRIBUTIVE ARITHMETIC LOGIC UNIT

19

Patent #:	7671602	Issue Dt:	03/02/2010	Application #:	11626594	Filing Dt:	01/24/2007
Title:	METHOD AND APPARATUS FOR CROSS-POINT DETECTION

20

Patent #:	7706113	Issue Dt:	04/27/2010	Application #:	11668360	Filing Dt:	01/29/2007
Title:	ELECTRICAL OVERSTRESS (EOS) AND ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT AND METHOD OF USE

21

Patent #:	7870313	Issue Dt:	01/11/2011	Application #:	11679817	Filing Dt:	02/27/2007
Publication #:	US20080205422	Pub Dt:	08/28/2008
Title:	METHOD AND STRUCTURE TO SUPPORT SYSTEM RESOURCE ACCESS OF A SERIAL DEVICE IMPLEMENTING A LITE-WEIGHT PROTOCOL

22

Patent #:	8516163	Issue Dt:	08/20/2013	Application #:	11679820	Filing Dt:	02/27/2007
Publication #:	US20080209084	Pub Dt:	08/28/2008
Title:	Hardware-Based Concurrent Direct Memory Access (DMA) Engines On Serial Rapid Input/Output SRIO Interface

23

Patent #:	7617346	Issue Dt:	11/10/2009	Application #:	11679823	Filing Dt:	02/27/2007
Publication #:	US20080209139	Pub Dt:	08/28/2008
Title:	RAPID INPUT/OUTPUT DOORBELL COALESCING TO MINIMIZE CPU UTILIZATION AND REDUCE SYSTEM INTERRUPT LATENCY

24

Patent #:	8094677	Issue Dt:	01/10/2012	Application #:	11679824	Filing Dt:	02/27/2007
Publication #:	US20080205438	Pub Dt:	08/28/2008
Title:	MULTI-BUS STRUCTURE FOR OPTIMIZING SYSTEM PERFORMANCE OF A SERIAL BUFFER

25

Patent #:	7782143	Issue Dt:	08/24/2010	Application #:	11683800	Filing Dt:	03/08/2007
Publication #:	US20080218274	Pub Dt:	09/11/2008
Title:	PHASE LOCKED LOOP AND DELAY LOCKED LOOP WITH CHOPPER STABILIZED PHASE OFFSET

26

Patent #:	7813145	Issue Dt:	10/12/2010	Application #:	11692129	Filing Dt:	03/27/2007
Publication #:	US20070190858	Pub Dt:	08/16/2007
Title:	CIRCUIT STRUCTURE WITH MULTIFUNCTION CIRCUIT COVER

27

Patent #:	7642867	Issue Dt:	01/05/2010	Application #:	11693660	Filing Dt:	03/29/2007
Publication #:	US20080238556	Pub Dt:	10/02/2008
Title:	SIMPLE TECHNIQUE FOR REDUCTION OF GAIN IN A VOLTAGE CONTROLLED OSCILLATOR

28

Patent #:	7567100	Issue Dt:	07/28/2009	Application #:	11694861	Filing Dt:	03/30/2007
Publication #:	US20080238508	Pub Dt:	10/02/2008
Title:	INPUT CLOCK DETECTION CIRCUIT FOR POWERING DOWN A PLL-BASED SYSTEM

29

Patent #:	7554379	Issue Dt:	06/30/2009	Application #:	11710371	Filing Dt:	02/23/2007
Publication #:	US20080204109	Pub Dt:	08/28/2008
Title:	HIGH-SPEED, LOW-POWER LEVEL SHIFTER FOR MIXED SIGNAL-LEVEL ENVIRONMENTS

30

Patent #:	7436865	Issue Dt:	10/14/2008	Application #:	11713466	Filing Dt:	03/02/2007
Title:	TUNABLE OPTICAL OSCILLATOR

31

Patent #:	7560936	Issue Dt:	07/14/2009	Application #:	11739459	Filing Dt:	04/24/2007
Title:	METHOD AND APPARATUS FOR GROUND BOUNCE AND POWER SUPPLY BOUNCE DETECTION

32

Patent #:	7956693	Issue Dt:	06/07/2011	Application #:	11739546	Filing Dt:	04/24/2007
Title:	METHOD AND APPARATUS FOR ADJUSTING PLL AND/OR DLL TIMING OFFSETS

33

Patent #:	7693040	Issue Dt:	04/06/2010	Application #:	11743080	Filing Dt:	05/01/2007
Title:	PROCESSING SWITCH FOR ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING

34

Patent #:	8210360	Issue Dt:	07/03/2012	Application #:	11745449	Filing Dt:	05/07/2007
Publication #:	US20070256562	Pub Dt:	11/08/2007
Title:	COMPOSITE MEMBRANES AND METHODS FOR MAKING SAME

35

Patent #:	7573303	Issue Dt:	08/11/2009	Application #:	11781452	Filing Dt:	07/23/2007
Title:	DIGITALLY CONTROLLED SYSTEM ON-CHIP (SOC) CLOCK GENERATOR

36

Patent #:	7683720	Issue Dt:	03/23/2010	Application #:	11781629	Filing Dt:	07/23/2007
Title:	FOLDED-CASCODE AMPLIFIER WITH ADJUSTABLE CONTINUOUS TIME EQUALIZER

37

Patent #:	8041552	Issue Dt:	10/18/2011	Application #:	11786175	Filing Dt:	04/10/2007
Publication #:	US20080255820	Pub Dt:	10/16/2008
Title:	BEHAVIORAL MODELING OF HIGH SPEED DIFFERENTIAL SIGNALS BASED ON PHYSICAL CHARACTERISTICS

38

Patent #:	7545231	Issue Dt:	06/09/2009	Application #:	11796820	Filing Dt:	04/28/2007
Publication #:	US20070205842	Pub Dt:	09/06/2007
Title:	TRANSCONDUCTANCE AND CURRENT MODULATION FOR RESONANT FREQUENCY CONTROL AND SELECTION

39

Patent #:	7548132	Issue Dt:	06/16/2009	Application #:	11796821	Filing Dt:	04/28/2007
Publication #:	US20070205837	Pub Dt:	09/06/2007
Title:	MONOLITHIC CLOCK GENERATOR AND TIMING/FREQUENCY REFERENCE

40

Patent #:	7586343	Issue Dt:	09/08/2009	Application #:	11800438	Filing Dt:	05/04/2007
Publication #:	US20070285135	Pub Dt:	12/13/2007
Title:	OUTPUT DRIVE CIRCUIT THAT ACCOMMODATES VARIABLE SUPPLY VOLTAGES

41

Patent #:	7679463	Issue Dt:	03/16/2010	Application #:	11805368	Filing Dt:	05/23/2007
Publication #:	US20070222528	Pub Dt:	09/27/2007
Title:	MULTI-TERMINAL HARMONIC OSCILLATOR INTEGRATED CIRCUIT WITH FREQUENCY CALIBRATION AND FREQUENCY CONFIGURATION

42

Patent #:	7548125	Issue Dt:	06/16/2009	Application #:	11805427	Filing Dt:	05/23/2007
Publication #:	US20070222529	Pub Dt:	09/27/2007
Title:	FREQUENCY CALIBRATION FOR A MONOLITHIC CLOCK GENERATOR AND TIMING/FREQUENCY REFERENCE

43

Patent #:	8036216	Issue Dt:	10/11/2011	Application #:	11857249	Filing Dt:	09/18/2007
Title:	METHOD AND APPARATUS FOR PACKET CUT-THROUGH

44

Patent #:	8064472	Issue Dt:	11/22/2011	Application #:	11857326	Filing Dt:	09/18/2007
Title:	METHOD AND APPARATUS FOR QUEUE CONCATENATION

45

Patent #:	7505468	Issue Dt:	03/17/2009	Application #:	11857361	Filing Dt:	09/18/2007
Title:	METHOD AND APPARATUS FOR LOGICAL IDENTIFICATION PRIORITY

46

Patent #:	7916779	Issue Dt:	03/29/2011	Application #:	11858834	Filing Dt:	09/20/2007
Title:	ADAPTIVE DECISION FEEDBACK EQUALIZER FOR HIGH DATA RATE SERIAL LINK RECEIVER

47

Patent #:	7886176	Issue Dt:	02/08/2011	Application #:	11860110	Filing Dt:	09/24/2007
Title:	DDR MEMORY SYSTEM FOR MEASURING A CLOCK SIGNAL BY IDENTIFYING A DELAY VALUE CORRESPONDING TO A CHANGED LOGIC STATE DURING CLOCK SIGNAL TRANSITIONS

48

Patent #:	7558151	Issue Dt:	07/07/2009	Application #:	11860910	Filing Dt:	09/25/2007
Title:	METHODS AND CIRCUITS FOR DDR-2 MEMORY DEVICE READ DATA RESYNCHRONIZATION

49

Patent #:	7739460	Issue Dt:	06/15/2010	Application #:	11861399	Filing Dt:	09/26/2007
Title:	INTEGRATED CIRCUIT MEMORY SYSTEMS HAVING WRITE-BACK BUFFERS THEREIN THAT SUPPORT READ-WRITE-MODIFY (RWM) OPERATIONS WITHIN HIGH CAPACITY MEMORY DEVICES

50

Patent #:	7941723	Issue Dt:	05/10/2011	Application #:	11861869	Filing Dt:	09/26/2007
Title:	CLOCK GENERATOR AND METHOD FOR PROVIDING RELIABLE CLOCK SIGNAL USING ARRAY OF MEMS RESONATORS

51

Patent #:	7586347	Issue Dt:	09/08/2009	Application #:	11862653	Filing Dt:	09/27/2007
Title:	CLOCK GENERATOR WITH SELF-BIAS BANDWIDTH CONTROL

52

Patent #:	7945716	Issue Dt:	05/17/2011	Application #:	11863176	Filing Dt:	09/27/2007
Publication #:	US20090089532	Pub Dt:	04/02/2009
Title:	SERIAL BUFFER SUPPORTING VIRTUAL QUEUE TO PHYSICAL MEMORY MAPPING

53

Patent #:	7805551	Issue Dt:	09/28/2010	Application #:	11863184	Filing Dt:	09/27/2007
Publication #:	US20090086748	Pub Dt:	04/02/2009
Title:	MULTI-FUNCTION QUEUE TO SUPPORT DATA OFFLOAD, PROTOCOL TRANSLATION AND PASS-THROUGH FIFO

54

Patent #:	7818470	Issue Dt:	10/19/2010	Application #:	11863192	Filing Dt:	09/27/2007
Publication #:	US20090086751	Pub Dt:	04/02/2009
Title:	ADAPTIVE INTERRUPT ON SERIAL RAPID INPUT/OUTPUT (SRIO) ENDPOINT

55

Patent #:	7629816	Issue Dt:	12/08/2009	Application #:	11872027	Filing Dt:	10/14/2007
Title:	METHOD AND APPARATUS FOR PRE-CLOCKING

56

Patent #:	8069392	Issue Dt:	11/29/2011	Application #:	11873357	Filing Dt:	10/16/2007
Title:	ERROR CORRECTION CODE SYSTEM AND METHOD

57

Patent #:	7710165	Issue Dt:	05/04/2010	Application #:	11904225	Filing Dt:	09/25/2007
Publication #:	US20090079470	Pub Dt:	03/26/2009
Title:	VOLTAGE-TO-CURRENT CONVERTER

58

Patent #:	8073043	Issue Dt:	12/06/2011	Application #:	11904687	Filing Dt:	09/27/2007
Publication #:	US20090086801	Pub Dt:	04/02/2009
Title:	METHOD FOR RELIABLE INJECTION OF DETERMINISTIC JITTER FOR HIGH SPEED TRANSCEIVER SIMULATION

59

Patent #:	8120162	Issue Dt:	02/21/2012	Application #:	11904752	Filing Dt:	09/28/2007
Publication #:	US20090085158	Pub Dt:	04/02/2009
Title:	PACKAGE WITH IMPROVED CONNECTION OF A DECOUPLING CAPACITOR

60

Patent #:	7570115	Issue Dt:	08/04/2009	Application #:	11904803	Filing Dt:	09/28/2007
Publication #:	US20090085662	Pub Dt:	04/02/2009
Title:	COMMON MODE VOLTAGE EXTRACTION CIRCUIT

61

Patent #:	7983374	Issue Dt:	07/19/2011	Application #:	11904875	Filing Dt:	09/28/2007
Publication #:	US20090086847	Pub Dt:	04/02/2009
Title:	METHODS AND SYSTEMS FOR PROVIDING VARIABLE CLOCK RATES AND DATA RATES FOR A SERDES

62

Patent #:	8009719	Issue Dt:	08/30/2011	Application #:	11904895	Filing Dt:	09/28/2007
Publication #:	US20090086875	Pub Dt:	04/02/2009
Title:	DIGITAL SPREAD SPECTRUM METHOD BASED ON PRECISE PHASE DELTA-SIGMA ALGORITHM

63

Patent #:	7995698	Issue Dt:	08/09/2011	Application #:	11906004	Filing Dt:	09/28/2007
Publication #:	US20090086872	Pub Dt:	04/02/2009
Title:	METHOD FOR BINARY CLOCK AND DATA RECOVERY FOR FAST ACQUISITION AND SMALL TRACKING ERROR

64

Patent #:	7545227	Issue Dt:	06/09/2009	Application #:	11926013	Filing Dt:	10/28/2007
Publication #:	US20080100392	Pub Dt:	05/01/2008
Title:	LOW-LATENCY START-UP FOR A MONOLITHIC CLOCK GENERATOR AND TIMING/FREQUENCY REFERENCE

65

Patent #:	7821297	Issue Dt:	10/26/2010	Application #:	11931191	Filing Dt:	10/31/2007
Publication #:	US20080048724	Pub Dt:	02/28/2008
Title:	LOW POWER OUTPUT DRIVER

66

Patent #:	7390122	Issue Dt:	06/24/2008	Application #:	11932257	Filing Dt:	10/31/2007
Publication #:	US20080101433	Pub Dt:	05/01/2008
Title:	AUTOMATED BALL MOUNTING PROCESS WITH SOLDER BALL TESTING

67

Patent #:	7800236	Issue Dt:	09/21/2010	Application #:	11935241	Filing Dt:	11/05/2007
Title:	SEMICONDUCTOR DIE AND METHOD FOR FORMING A SEMICONDUCTOR DIE HAVING POWER AND GROUND STRIPS THAT ARE ORIENTED DIAGONALLY

68

Patent #:	7843235	Issue Dt:	11/30/2010	Application #:	11948993	Filing Dt:	11/30/2007
Publication #:	US20080129349	Pub Dt:	06/05/2008
Title:	OUTPUT SLEW RATE CONTROL IN LOW VOLTAGE DIFFERENTIAL SIGNAL (LVDS) DRIVER

69

Patent #:	7737739	Issue Dt:	06/15/2010	Application #:	11955340	Filing Dt:	12/12/2007
Title:	PHASE STEP CLOCK GENERATOR

70

Patent #:	8040888	Issue Dt:	10/18/2011	Application #:	11958313	Filing Dt:	12/17/2007
Title:	PACKET SWITCH WITH PORT ROUTE TABLES

71

Patent #:	7877657	Issue Dt:	01/25/2011	Application #:	11960618	Filing Dt:	12/19/2007
Title:	LOOK-AHEAD BUILT-IN SELF TESTS

72

Patent #:	7719371	Issue Dt:	05/18/2010	Application #:	11967234	Filing Dt:	12/30/2007
Publication #:	US20080100350	Pub Dt:	05/01/2008
Title:	SPREAD SPECTRUM CLOCK AND REFERENCE SIGNAL GENERATOR

73

Patent #:	8095813	Issue Dt:	01/10/2012	Application #:	11967236	Filing Dt:	12/30/2007
Publication #:	US20080104435	Pub Dt:	05/01/2008
Title:	INTEGRATED CIRCUIT SYSTEMS HAVING PROCESSOR-CONTROLLED CLOCK SIGNAL GENERATORS THEREIN THAT SUPPORT EFFICIENT POWER MANAGEMENT

74

Patent #:	8723807	Issue Dt:	05/13/2014	Application #:	11971779	Filing Dt:	01/09/2008
Publication #:	US20090174686	Pub Dt:	07/09/2009
Title:	COMBINED TOUCH SENSOR AND LED DRIVER WITH N-TYPE MOSFET PROTECTING TOUCH SENSOR

75

Patent #:	7702061	Issue Dt:	04/20/2010	Application #:	12002614	Filing Dt:	12/17/2007
Publication #:	US20090154637	Pub Dt:	06/18/2009
Title:	HIGH SPEED HYBRID STRUCTURE COUNTER HAVING SYNCHRONOUS TIMING AND ASYNCHRONOUS COUNTER CELLS

76

Patent #:	7590025	Issue Dt:	09/15/2009	Application #:	12004177	Filing Dt:	12/19/2007
Publication #:	US20090161452	Pub Dt:	06/25/2009
Title:	SYSTEMS AND METHODS FOR CLEAN DQS SIGNAL GENERATION IN SOURCE-SYNCHRONOUS DDR2 INTERFACE DESIGN

77

Patent #:	7598775	Issue Dt:	10/06/2009	Application #:	12004271	Filing Dt:	12/19/2007
Publication #:	US20090160487	Pub Dt:	06/25/2009
Title:	PHASE AND FREQUENCY DETECTOR WITH ZERO STATIC PHASE ERROR

78

Patent #:	7692499	Issue Dt:	04/06/2010	Application #:	12006368	Filing Dt:	12/31/2007
Publication #:	US20090167443	Pub Dt:	07/02/2009
Title:	DIGITALLY COMPENSATED HIGHLY STABLE HOLDOVER CLOCK GENERATION TECHNIQUES USING ADAPTIVE FILTERING

79

Patent #:	8094504	Issue Dt:	01/10/2012	Application #:	12006599	Filing Dt:	01/04/2008
Publication #:	US20090175090	Pub Dt:	07/09/2009
Title:	BUFFERED DRAM

80

Patent #:	7978017	Issue Dt:	07/12/2011	Application #:	12013438	Filing Dt:	01/12/2008
Publication #:	US20090146719	Pub Dt:	06/11/2009
Title:	CONTROL VOLTAGE GENERATOR FOR A CLOCK, FREQUENCY REFERENCE, AND OTHER REFERENCE SIGNAL GENERATOR

81

Patent #:	8093958	Issue Dt:	01/10/2012	Application #:	12013440	Filing Dt:	01/12/2008
Publication #:	US20090146752	Pub Dt:	06/11/2009
Title:	CLOCK, FREQUENCY REFERENCE, AND OTHER REFERENCE SIGNAL GENERATOR WITH A CONTROLLED QUALITY FACTOR

82

Patent #:	7996701	Issue Dt:	08/09/2011	Application #:	12030571	Filing Dt:	02/13/2008
Publication #:	US20090202030	Pub Dt:	08/13/2009
Title:	AUTOMATED CLOCK RELATIONSHIP DETECTION

83

Patent #:	7656244	Issue Dt:	02/02/2010	Application #:	12036165	Filing Dt:	02/22/2008
Publication #:	US20080150645	Pub Dt:	06/26/2008
Title:	DISCRETE CLOCK GENERATOR AND TIMING/FREQUENCY REFERENCE

84

Patent #:	7656245	Issue Dt:	02/02/2010	Application #:	12036185	Filing Dt:	02/22/2008
Publication #:	US20080143454	Pub Dt:	06/19/2008
Title:	INTEGRATED CLOCK GENERATOR AND TIMING/FREQUENCY REFERENCE

85

Patent #:	7710219	Issue Dt:	05/04/2010	Application #:	12039536	Filing Dt:	02/28/2008
Publication #:	US20090219110	Pub Dt:	09/03/2009
Title:	MERGED-FILTER MULTIPLEXER

86

Patent #:	7588966	Issue Dt:	09/15/2009	Application #:	12042144	Filing Dt:	03/04/2008
Publication #:	US20080153206	Pub Dt:	06/26/2008
Title:	CHIP MOUNTING WITH FLOWABLE LAYER

87

Patent #:	8625621	Issue Dt:	01/07/2014	Application #:	12043918	Filing Dt:	03/06/2008
Publication #:	US20090225769	Pub Dt:	09/10/2009
Title:	Method To Support Flexible Data Transport On Serial Protocols

88

Patent #:	8312190	Issue Dt:	11/13/2012	Application #:	12043929	Filing Dt:	03/06/2008
Publication #:	US20090228621	Pub Dt:	09/10/2009
Title:	PROTOCOL TRANSLATION IN A SERIAL BUFFER

89

Patent #:	8312241	Issue Dt:	11/13/2012	Application #:	12043943	Filing Dt:	03/06/2008
Publication #:	US20090228630	Pub Dt:	09/10/2009
Title:	SERIAL BUFFER TO SUPPORT REQUEST PACKETS WITH OUT OF ORDER RESPONSE PACKETS

90

Patent #:	8213448	Issue Dt:	07/03/2012	Application #:	12043944	Filing Dt:	03/06/2008
Publication #:	US20090225770	Pub Dt:	09/10/2009
Title:	METHOD TO SUPPORT LOSSLESS REAL TIME DATA SAMPLING AND PROCESSING ON RAPID I/O END-POINT

91

Patent #:	7940762	Issue Dt:	05/10/2011	Application #:	12051720	Filing Dt:	03/19/2008
Publication #:	US20090238184	Pub Dt:	09/24/2009
Title:	CONTENT DRIVEN PACKET SWITCH

92

Patent #:	7847404	Issue Dt:	12/07/2010	Application #:	12052234	Filing Dt:	03/20/2008
Title:	CIRCUIT BOARD ASSEMBLY AND PACKAGED INTEGRATED CIRCUIT DEVICE WITH POWER AND GROUND CHANNELS

93

Patent #:	8093930	Issue Dt:	01/10/2012	Application #:	12077651	Filing Dt:	03/19/2008
Publication #:	US20090237128	Pub Dt:	09/24/2009
Title:	HIGH FREQUENCY FRACTIONAL-N DIVIDER

94

Patent #:	7750696	Issue Dt:	07/06/2010	Application #:	12077929	Filing Dt:	03/20/2008
Publication #:	US20090237132	Pub Dt:	09/24/2009
Title:	PHASE-LOCKED LOOP

95

Patent #:	7675811	Issue Dt:	03/09/2010	Application #:	12082100	Filing Dt:	04/07/2008
Publication #:	US20090251976	Pub Dt:	10/08/2009
Title:	METHOD AND APPARATUS FOR DQS POSTAMBLE DETECTION AND DRIFT COMPENSATION IN A DOUBLE DATA RATE (DDR) PHYSICAL INTERFACE

96

Patent #:	7834708	Issue Dt:	11/16/2010	Application #:	12112362	Filing Dt:	04/30/2008
Title:	METHOD AND APPARATUS FOR ANALOG SMOOTH SWITCH IN VCO LOADING CONTROL

97

Patent #:	8072259	Issue Dt:	12/06/2011	Application #:	12112933	Filing Dt:	04/30/2008
Title:	VOLTAGE REFERENCE AND SUPPLY VOLTAGE LEVEL DETECTOR CIRCUITS USING PROPORTIONAL TO ABSOLUTE TEMPERATURE CELLS

98

Patent #:	8392001	Issue Dt:	03/05/2013	Application #:	12114754	Filing Dt:	05/03/2008
Title:	METHOD AND APPARATUS FOR EXTERNALLY AIDED SELF ADJUSTING REAL TIME CLOCK

99

Patent #:	8005152	Issue Dt:	08/23/2011	Application #:	12124382	Filing Dt:	05/21/2008
Publication #:	US20110135013	Pub Dt:	06/09/2011
Title:	COMPRESSION OF BASEBAND SIGNALS IN BASE TRANSCEIVER SYSTEMS

100

Patent #:	8174428	Issue Dt:	05/08/2012	Application #:	12124561	Filing Dt:	05/21/2008
Publication #:	US20090290632	Pub Dt:	11/26/2009
Title:	COMPRESSION OF SIGNALS IN BASE TRANSCEIVER SYSTEMS

Assignor

1

JPMORGAN CHASE BANK, N.A.

Exec Dt:

03/29/2019

Assignees

1

INTEGRATED DEVICE TECHNOLOGY, INC.

6024 SILVER CREEK VALLEY ROAD

SAN JOSE, CALIFORNIA 95138

2

130 BAYTECH DRIVE

SAN JOSE, CALIFORNIA 95134

3

CHIPX, INCORPORATED

130 BAYTECH DRIVE

SAN JOSE, CALIFORNIA 95134

4

ENDWAVE CORPORATION

130 BAYTECH DRIVE

SAN JOSE, CALIFORNIA 95134

5

MAGNUM SEMICONDUCTOR, INC.

130 BAYTECH DRIVE

SAN JOSE, CALIFORNIA 95134

Correspondence name and address
	MORRISON & FOERSTER LLP
	425 MARKET STREET
	SAN FRANCISCO, CA 94105

Search Results as of: 06/21/2024 05:32 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6

| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT