Total properties:
546
Page
4
of
6
Pages:
1 2 3 4 5 6
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2020
|
Application #:
|
15984103
|
Filing Dt:
|
05/18/2018
|
Publication #:
|
|
Pub Dt:
|
11/21/2019
| | | | |
Title:
|
TIME INDICATOR OF SUPER BLOCK OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2018
|
Application #:
|
15985118
|
Filing Dt:
|
05/21/2018
|
Publication #:
|
|
Pub Dt:
|
09/20/2018
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SHARING TRANSMISSION VIAS FOR MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2019
|
Application #:
|
15985167
|
Filing Dt:
|
05/21/2018
|
Publication #:
|
|
Pub Dt:
|
11/21/2019
| | | | |
Title:
|
ALLOCATION OF OVERPROVISIONED BLOCKS FOR MINIMIZING WRITE AMPLIFICATION IN SOLID STATE DRIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2020
|
Application #:
|
15985526
|
Filing Dt:
|
05/21/2018
|
Publication #:
|
|
Pub Dt:
|
09/27/2018
| | | | |
Title:
|
ENABLING A SECURE BOOT FROM NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
15985973
|
Filing Dt:
|
05/22/2018
|
Publication #:
|
|
Pub Dt:
|
09/20/2018
| | | | |
Title:
|
MEMORY DEVICES HAVING SOURCE LINES DIRECTLY COUPLED TO BODY REGIONS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2022
|
Application #:
|
15986129
|
Filing Dt:
|
05/22/2018
|
Publication #:
|
|
Pub Dt:
|
09/27/2018
| | | | |
Title:
|
SEMICONDUCTOR DEVICES INCLUDING TWO-DIMENSIONAL MATERIAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2019
|
Application #:
|
15986487
|
Filing Dt:
|
05/22/2018
|
Publication #:
|
|
Pub Dt:
|
09/27/2018
| | | | |
Title:
|
ELECTRONIC DEVICES WITH MAGNETIC AND ATTRACTOR MATERIALS AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
15986555
|
Filing Dt:
|
05/22/2018
|
Title:
|
WIRELESS DEVICES AND SYSTEMS INCLUDING EXAMPLES OF COMPENSATING POWER AMPLIFIER NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2019
|
Application #:
|
15986628
|
Filing Dt:
|
05/22/2018
|
Publication #:
|
|
Pub Dt:
|
01/03/2019
| | | | |
Title:
|
Apparatuses Comprising Memory Cells, and Apparatuses Comprising Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2019
|
Application #:
|
15986697
|
Filing Dt:
|
05/22/2018
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING PLURAL CHIPS CONNECTED BY HYBRID BONDING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2020
|
Application #:
|
15987414
|
Filing Dt:
|
05/23/2018
|
Publication #:
|
|
Pub Dt:
|
09/20/2018
| | | | |
Title:
|
MEMORY CELL STATE IN A VALLEY BETWEEN ADJACENT DATA STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2019
|
Application #:
|
15987435
|
Filing Dt:
|
05/23/2018
|
Publication #:
|
|
Pub Dt:
|
01/31/2019
| | | | |
Title:
|
FERAM-DRAM HYBRID MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
15987613
|
Filing Dt:
|
05/23/2018
|
Publication #:
|
|
Pub Dt:
|
09/27/2018
| | | | |
Title:
|
MEMORY ARRAYS AND METHODS OF FORMING AN ARRAY OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2020
|
Application #:
|
15987895
|
Filing Dt:
|
05/23/2018
|
Publication #:
|
|
Pub Dt:
|
11/28/2019
| | | | |
Title:
|
SEMICONDUCTOR LAYERED DEVICE WITH DATA BUS INVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2019
|
Application #:
|
15988962
|
Filing Dt:
|
05/24/2018
|
Title:
|
PROGRESSIVE LENGTH ERROR CONTROL CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2019
|
Application #:
|
15988968
|
Filing Dt:
|
05/24/2018
|
Publication #:
|
|
Pub Dt:
|
11/28/2019
| | | | |
Title:
|
PROGRESSIVE LENGTH ERROR CONTROL CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2020
|
Application #:
|
15989920
|
Filing Dt:
|
05/25/2018
|
Publication #:
|
|
Pub Dt:
|
01/03/2019
| | | | |
Title:
|
METHODS AND SYSTEMS FOR PARSING AND EXECUTING INSTRUCTIONS TO RETRIEVE DATA USING AUTONOMOUS MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15990370
|
Filing Dt:
|
05/25/2018
|
Publication #:
|
|
Pub Dt:
|
11/28/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PIN CAPACITANCE REDUCTION INCLUDING BOND PADS AND CIRCUITS IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2020
|
Application #:
|
15990497
|
Filing Dt:
|
05/25/2018
|
Publication #:
|
|
Pub Dt:
|
11/28/2019
| | | | |
Title:
|
Power Management Integrated Circuit with Embedded Address Resolution Protocol Circuitry
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2021
|
Application #:
|
15991463
|
Filing Dt:
|
05/29/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
Determining Validity of Data Read from Memory by a Controller
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2019
|
Application #:
|
15991822
|
Filing Dt:
|
05/29/2018
|
Publication #:
|
|
Pub Dt:
|
08/15/2019
| | | | |
Title:
|
PERFORMING AN OPERATION ON A MEMORY CELL OF A MEMORY SYSTEM AT A FREQUENCY BASED ON TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
15992959
|
Filing Dt:
|
05/30/2018
|
Title:
|
METHODS OF FORMING AN ARRAY OF ELEVATIONALLY-EXTENDING STRINGS OF MEMORY CELLS HAVING A STACK COMPRISING VERTICALLY-ALTERNATING INSULATIVE TIERS AND WORDLINE TIERS AND HORIZONTALLY-ELONGATED TRENCHES IN THE STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2020
|
Application #:
|
15992972
|
Filing Dt:
|
05/30/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
WEAR LEVELING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2020
|
Application #:
|
15993007
|
Filing Dt:
|
05/30/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
READ LOOK AHEAD DATA SIZE DETERMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2020
|
Application #:
|
15993119
|
Filing Dt:
|
05/30/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
TRANSMISSION OF VEHICLE ROUTE INFORMATION BY PASSIVE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2021
|
Application #:
|
15993364
|
Filing Dt:
|
05/30/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
SEGMENTED DIGITAL DIE RING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
15993568
|
Filing Dt:
|
05/30/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
Pitch Reduction Technology Using Alternating Spacer Depositions During the Formation of a Semiconductor Device and Systems Including Same
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2019
|
Application #:
|
15993968
|
Filing Dt:
|
05/31/2018
|
Publication #:
|
|
Pub Dt:
|
09/27/2018
| | | | |
Title:
|
METHODS OF OPERATING A MEMORY WITH REDISTRIBUTION OF RECEIVED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2020
|
Application #:
|
15994151
|
Filing Dt:
|
05/31/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
DATA ERASE OPERATIONS FOR A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2020
|
Application #:
|
15994175
|
Filing Dt:
|
05/31/2018
|
Publication #:
|
|
Pub Dt:
|
09/27/2018
| | | | |
Title:
|
METHODS OF VERIFYING DATA PATH INTEGRITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2020
|
Application #:
|
15994307
|
Filing Dt:
|
05/31/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
SENSING OPERATIONS IN MEMORY BY COMPARING INPUTS IN A SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2020
|
Application #:
|
15994477
|
Filing Dt:
|
05/31/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
DATA RELOCATION IN MEMORY HAVING TWO PORTIONS OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2021
|
Application #:
|
15994669
|
Filing Dt:
|
05/31/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
LOGICAL-TO-PHYSICAL DATA STRUCTURES FOR TRACKING LOGICAL BLOCK ADDRESSES INDICATIVE OF A COLLISION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2019
|
Application #:
|
15994807
|
Filing Dt:
|
05/31/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
Apparatuses, Multi-Chip Modules and Capacitive Chips
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2019
|
Application #:
|
15994862
|
Filing Dt:
|
05/31/2018
|
Publication #:
|
|
Pub Dt:
|
09/27/2018
| | | | |
Title:
|
APPARATUSES AND METHODS FOR ADDING OFFSET DELAYS TO SIGNAL LINES OF MULTI-LEVEL COMMUNICATION ARCHITECTURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15995047
|
Filing Dt:
|
05/31/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
Apparatuses Containing FinFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2021
|
Application #:
|
15995475
|
Filing Dt:
|
06/01/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
Integrated Circuitry, Memory Integrated Circuitry, And Methods Used In Forming Integrated Circuitry
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2019
|
Application #:
|
15995626
|
Filing Dt:
|
06/01/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
Devices Including Memory Arrays, Row Decoder Circuitries and Column Decoder Circuitries
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2020
|
Application #:
|
15995648
|
Filing Dt:
|
06/01/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS, AND SEMICONDUCTOR PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15995748
|
Filing Dt:
|
06/01/2018
|
Publication #:
|
|
Pub Dt:
|
09/27/2018
| | | | |
Title:
|
APPARATUSES AND METHODS FOR RANDOM NUMBER GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2020
|
Application #:
|
15996287
|
Filing Dt:
|
06/01/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
USING COUNTERS TO EFFICIENTLY TRACK BUSY TIME OF STORAGE SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2020
|
Application #:
|
15996303
|
Filing Dt:
|
06/01/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
DYNAMIC ALLOCATION OF VOLATILE MEMORY TO STORAGE MANAGEMENT COMPONENTS OF A NON-VOLATILE STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2020
|
Application #:
|
15996319
|
Filing Dt:
|
06/01/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
EVENT LOGGING IN A MULTI-CORE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2019
|
Application #:
|
15997356
|
Filing Dt:
|
06/04/2018
|
Title:
|
SYSTEMS AND METHODS FOR A CENTRALIZED COMMAND ADDRESS INPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
15997389
|
Filing Dt:
|
06/04/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
SIMULATING ACCESS LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2019
|
Application #:
|
15997417
|
Filing Dt:
|
06/04/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
DEVICE HAVING MULTIPLE CHANNELS WITH CALIBRATION CIRCUIT SHARED BY MULTIPLE CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2019
|
Application #:
|
15997992
|
Filing Dt:
|
06/05/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
Methods of Forming Integrated Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2021
|
Application #:
|
16000149
|
Filing Dt:
|
06/05/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
APPARATUSES AND METHODS FOR ADJUSTING DELAY OF COMMAND SIGNAL PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2019
|
Application #:
|
16000220
|
Filing Dt:
|
06/05/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PROVIDING CONSTANT CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2019
|
Application #:
|
16000272
|
Filing Dt:
|
06/05/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
METHODS OF FORMING MAGNETIC MEMORY CELLS AND SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
16000697
|
Filing Dt:
|
06/05/2018
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
Title:
|
FORMING CONDUCTIVE PLUGS FOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2018
|
Application #:
|
16001387
|
Filing Dt:
|
06/06/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
MEMORIES INCLUDING MULTIPLE ARRAYS OF NON-VOLATILE MEMORY CELLS SELECTIVELY CONNECTED TO SENSE CIRCUITRY USING DIFFERENT NUMBERS OF DATA LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2019
|
Application #:
|
16001743
|
Filing Dt:
|
06/06/2018
|
Publication #:
|
|
Pub Dt:
|
12/12/2019
| | | | |
Title:
|
METHODS AND APPARATUSES OF DRIVER CIRCUITS WITHOUT VOLTAGE LEVEL SHIFTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2019
|
Application #:
|
16001784
|
Filing Dt:
|
06/06/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
ARRAY PLATE SHORT REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2020
|
Application #:
|
16001790
|
Filing Dt:
|
06/06/2018
|
Publication #:
|
|
Pub Dt:
|
12/12/2019
| | | | |
Title:
|
WEIGHT STORAGE USING MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
16001795
|
Filing Dt:
|
06/06/2018
|
Publication #:
|
|
Pub Dt:
|
12/12/2019
| | | | |
Title:
|
FABRICATION OF ELECTRODES FOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2020
|
Application #:
|
16001798
|
Filing Dt:
|
06/06/2018
|
Publication #:
|
|
Pub Dt:
|
12/12/2019
| | | | |
Title:
|
TECHNIQUES FOR PROGRAMMING MULTI-LEVEL SELF-SELECTING MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2019
|
Application #:
|
16002075
|
Filing Dt:
|
06/07/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
Methods Of Forming An Array Of Elevationally-Extending Strings Of Memory Cells, Methods Of Forming Polysilicon, Elevationally-Extending Strings Of Memory Cells Individually Comprising A Programmable Charge Storage Transistor, And Electronic Components Comprising Polysilicon
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2019
|
Application #:
|
16002129
|
Filing Dt:
|
06/07/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
Methods Of Forming An Array Of Elevationally-Extending Strings Of Memory Cells Comprising A Programmable Charge Storage Transistor And Arrays Of Elevationally-Extending Strings Of Memory Cells Comprising A Programmable Charge Storage Transistor
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2019
|
Application #:
|
16002162
|
Filing Dt:
|
06/07/2018
|
Publication #:
|
|
Pub Dt:
|
01/17/2019
| | | | |
Title:
|
Integrated Circuitry
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
16002644
|
Filing Dt:
|
06/07/2018
|
Title:
|
IMAGE PROCESSOR FORMED IN AN ARRAY OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2019
|
Application #:
|
16002843
|
Filing Dt:
|
06/07/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH HIGH EFFICIENCY THERMAL PATHS AND MOLDED UNDERFILL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2019
|
Application #:
|
16002890
|
Filing Dt:
|
06/07/2018
|
Title:
|
Methods of Forming Integrated Assemblies Having Dielectric Regions Along Conductive Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2019
|
Application #:
|
16003357
|
Filing Dt:
|
06/08/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
MEMORY AS A PROGRAMMABLE LOGIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2020
|
Application #:
|
16003571
|
Filing Dt:
|
06/08/2018
|
Publication #:
|
|
Pub Dt:
|
01/24/2019
| | | | |
Title:
|
Integrated Assemblies Comprising Stud-Type Capacitors
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16004063
|
Filing Dt:
|
06/08/2018
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
Title:
|
METHODS OF FORMING A SELF-ASSEMBLED BLOCK COPOLYMER MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
16004122
|
Filing Dt:
|
06/08/2018
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
Title:
|
ACCESSING DATA IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2020
|
Application #:
|
16004663
|
Filing Dt:
|
06/11/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
ENCRYPTION OF EXECUTABLES IN COMPUTATIONAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2020
|
Application #:
|
16004864
|
Filing Dt:
|
06/11/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
PROCESSING IN MEMORY (PIM) CAPABLE MEMORY DEVICE HAVING TIMING CIRCUITRY TO CONTROL TIMING OF OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
16004908
|
Filing Dt:
|
06/11/2018
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2020
|
Application #:
|
16005493
|
Filing Dt:
|
06/11/2018
|
Publication #:
|
|
Pub Dt:
|
01/17/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR MEMORY INCLUDING FERROELECTRIC MEMORY CELLS AND DIELECTRIC MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
16006192
|
Filing Dt:
|
06/12/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
MEMORY DEVICES CONFIGURED TO LATCH DATA FOR OUTPUT IN RESPONSE TO AN EDGE OF A CLOCK SIGNAL GENERATED IN RESPONSE TO AN EDGE OF ANOTHER CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2019
|
Application #:
|
16006301
|
Filing Dt:
|
06/12/2018
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
Title:
|
MEMORY CELLS AND MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2019
|
Application #:
|
16006514
|
Filing Dt:
|
06/12/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
SHIFTING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
16006588
|
Filing Dt:
|
06/12/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
Magnetic Tunnel Junctions
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2019
|
Application #:
|
16006603
|
Filing Dt:
|
06/12/2018
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
Title:
|
METHODS OF FORMING A SEMICONDUCTOR DEVICE COMPRISING FIRST AND SECOND NITRIDE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2020
|
Application #:
|
16006679
|
Filing Dt:
|
06/12/2018
|
Publication #:
|
|
Pub Dt:
|
12/13/2018
| | | | |
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLIES WITH ANNULAR INTERPOSERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2020
|
Application #:
|
16006746
|
Filing Dt:
|
06/12/2018
|
Publication #:
|
|
Pub Dt:
|
12/13/2018
| | | | |
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLIES WITH LIDS INCLUDING CIRCUIT ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2019
|
Application #:
|
16007022
|
Filing Dt:
|
06/13/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
Sense Amplifier Constructions
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2020
|
Application #:
|
16007054
|
Filing Dt:
|
06/13/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
Memory Cell And An Array Of Memory Cells
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16007139
|
Filing Dt:
|
06/13/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
Transistors
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2020
|
Application #:
|
16007191
|
Filing Dt:
|
06/13/2018
|
Publication #:
|
|
Pub Dt:
|
09/19/2019
| | | | |
Title:
|
HEALTH CHARACTERISTICS OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2019
|
Application #:
|
16007361
|
Filing Dt:
|
06/13/2018
|
Title:
|
Methods of Sealing Openings, and Methods of Forming Integrated Assemblies
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
16007670
|
Filing Dt:
|
06/13/2018
|
Publication #:
|
|
Pub Dt:
|
11/08/2018
| | | | |
Title:
|
MULTI-DIE INDUCTORS WITH COUPLED THROUGH-SUBSTRATE VIA CORES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2020
|
Application #:
|
16007806
|
Filing Dt:
|
06/13/2018
|
Publication #:
|
|
Pub Dt:
|
08/15/2019
| | | | |
Title:
|
GENERATING AND USING INVERTIBLE, SHORTENED BOSE-CHAUDHURI-HOCQUENGHEM CODEWORDS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2018
|
Application #:
|
16007824
|
Filing Dt:
|
06/13/2018
|
Publication #:
|
|
Pub Dt:
|
11/08/2018
| | | | |
Title:
|
3D INTERCONNECT MULTI-DIE INDUCTORS WITH THROUGH-SUBSTRATE VIA CORES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2019
|
Application #:
|
16007903
|
Filing Dt:
|
06/13/2018
|
Publication #:
|
|
Pub Dt:
|
05/16/2019
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH PACKAGE-LEVEL CONFIGURABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2019
|
Application #:
|
16008480
|
Filing Dt:
|
06/14/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
REDUCED VOLTAGE NONVOLATILE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2021
|
Application #:
|
16008836
|
Filing Dt:
|
06/14/2018
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
Title:
|
ETCHED TRENCHES IN BOND MATERIALS FOR DIE SINGULATION, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2021
|
Application #:
|
16008942
|
Filing Dt:
|
06/14/2018
|
Publication #:
|
|
Pub Dt:
|
11/01/2018
| | | | |
Title:
|
Methods Of Forming An Array Comprising Pairs Of Vertically Opposed Capacitors And Arrays Comprising Pairs Of Vertically Opposed Capacitors
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2020
|
Application #:
|
16008955
|
Filing Dt:
|
06/14/2018
|
Publication #:
|
|
Pub Dt:
|
05/02/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR IDENTIFYING MEMORY DEVICES OF A SEMICONDUCTOR DEVICE SHARING AN EXTERNAL RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2019
|
Application #:
|
16009091
|
Filing Dt:
|
06/14/2018
|
Publication #:
|
|
Pub Dt:
|
11/29/2018
| | | | |
Title:
|
MEMORY DEVICE WITH DYNAMIC PROGRAM-VERIFY VOLTAGE CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2020
|
Application #:
|
16009119
|
Filing Dt:
|
06/14/2018
|
Publication #:
|
|
Pub Dt:
|
05/23/2019
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH A MULTI-LAYERED ENCAPSULANT AND ASSOCIATED SYSTEMS, DEVICES, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2019
|
Application #:
|
16009128
|
Filing Dt:
|
06/14/2018
|
Publication #:
|
|
Pub Dt:
|
02/28/2019
| | | | |
Title:
|
ELECTRONIC DEVICE WITH A RECONFIGURABLE CHARGING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
16009137
|
Filing Dt:
|
06/14/2018
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
Title:
|
COLOR FILTER ARRAY, IMAGERS AND SYSTEMS HAVING SAME, AND METHODS OF FABRICATION AND USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2021
|
Application #:
|
16009335
|
Filing Dt:
|
06/15/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
TRANSLATION LOOKASIDE BUFFER IN A SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2019
|
Application #:
|
16009541
|
Filing Dt:
|
06/15/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
METHODS OF OPERATING MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2020
|
Application #:
|
16009806
|
Filing Dt:
|
06/15/2018
|
Publication #:
|
|
Pub Dt:
|
12/19/2019
| | | | |
Title:
|
APPARATUSES AND METHOD FOR REDUCING SENSE AMPLIFIER LEAKAGE CURRENT DURING ACTIVE POWER-DOWN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2019
|
Application #:
|
16009995
|
Filing Dt:
|
06/15/2018
|
Publication #:
|
|
Pub Dt:
|
01/17/2019
| | | | |
Title:
|
METHODS AND APPARATUSES INCLUDING A STRING OF MEMORY CELLS HAVING A FIRST SELECT TRANSISTOR COUPLED TO A SECOND SELECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2021
|
Application #:
|
16010060
|
Filing Dt:
|
06/15/2018
|
Publication #:
|
|
Pub Dt:
|
12/19/2019
| | | | |
Title:
|
DETECTING ROAD CONDITIONS BASED ON BRAKING EVENT DATA RECEIVED FROM VEHICLES
|
|