|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09680242
|
Filing Dt:
|
10/05/2000
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09685132
|
Filing Dt:
|
10/10/2000
|
Title:
|
CALIBRATION TARGET FOR CALIBRATING SEMICONDUCTOR WAFER TEST SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09685179
|
Filing Dt:
|
10/11/2000
|
Title:
|
Tri-stating address input circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09685721
|
Filing Dt:
|
10/11/2000
|
Title:
|
TRI-STATING ADDRESS INPUT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09686362
|
Filing Dt:
|
10/10/2000
|
Title:
|
Serial-flash, eprom, eeprom and flash eeprom nonvolatile memory in AMG configuration
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09686480
|
Filing Dt:
|
10/10/2000
|
Title:
|
METHODS OF DEPOSITING PHOSPHOR MOLECULES AND FORMING FIELD EMISSION DISPLAY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09686715
|
Filing Dt:
|
10/10/2000
|
Title:
|
METHODS OF ELECTROPHORETIC DEPOSITION OF PHOSPHOR MOLECULES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09687206
|
Filing Dt:
|
10/13/2000
|
Title:
|
Circuit and method for a multiplexed redundancy scheme in a memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09687511
|
Filing Dt:
|
10/12/2000
|
Title:
|
APPARATUS AND METHODS FOR COUPLING CONDUCTIVE LEADS OF SEMICONDUCTOR ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09688993
|
Filing Dt:
|
10/16/2000
|
Title:
|
Device and Method for supplying current to a semiconductor memory to support a boosted voltage within the memory during testing
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
09691004
|
Filing Dt:
|
10/18/2000
|
Title:
|
TRANSISTOR WITH VARIABLE ELECTRON AFFINITY GATE AND METHODS OF FABRICATION AND USE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09691415
|
Filing Dt:
|
10/17/2000
|
Title:
|
VOLTAGE LEVEL TRANSLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09691805
|
Filing Dt:
|
10/18/2000
|
Title:
|
POINT-OF-USE FLUID REGULATING SYSTEM FOR USE IN THE CHEMICAL-MECHANICAL PLANARIZATION OF SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09692472
|
Filing Dt:
|
10/20/2000
|
Title:
|
Frequency sensing NMOS voltage regulator
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09692896
|
Filing Dt:
|
10/19/2000
|
Title:
|
METHOD AND APPARATUS FOR MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES WITH METAL COMPOUND ABRASIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09694113
|
Filing Dt:
|
10/20/2000
|
Title:
|
INDIVIDUAL SELECTIVE REWORK OF DEFECTIVE BGA SOLDER BALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09694802
|
Filing Dt:
|
10/23/2000
|
Title:
|
Partial underfill for flip-chip electronic packages
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
09695756
|
Filing Dt:
|
10/24/2000
|
Title:
|
METHOD AND APPARATUS FOR REDUNDANT LOCATION ADDRESSING USING DATA COMPRESSION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09696335
|
Filing Dt:
|
10/24/2000
|
Title:
|
METHOD AND APPARATUS FOR RELEASABLY ATTACHING POLISHING PADS TO PLANARIZING MACHINES IN MECHANICAL AND/OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09696336
|
Filing Dt:
|
10/24/2000
|
Title:
|
METHOD AND APPARATUS FOR RELEASABLY ATTACHING POLISHING PADS TO PLANARIZING MACHINES IN MECHANICAL AND/OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09696357
|
Filing Dt:
|
10/25/2000
|
Title:
|
METHOD FOR FORMING A DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09696899
|
Filing Dt:
|
10/25/2000
|
Title:
|
METHOD OF FORMING A CAPACITOR AND AN ELECTRICAL CONNECTION THERETO, AND
METHOD OF FORMING DRAM CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09698745
|
Filing Dt:
|
10/27/2000
|
Title:
|
FORMING METAL SILICIDE RESISTANT TO SUBSEQUENT THERMAL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09699043
|
Filing Dt:
|
10/27/2000
|
Title:
|
READING METHOD AND CIRCUIT FOR A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09699304
|
Filing Dt:
|
10/27/2000
|
Title:
|
READING CIRCUIT FOR A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09699309
|
Filing Dt:
|
10/27/2000
|
Title:
|
METHOD FOR CONTROLLED SOFT PROGRAMMING OF NON-VOLATILE MEMORY CELLS, IN PARTICULAR OF THE FLASH EEPROM AND EPROM TYPE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09699918
|
Filing Dt:
|
10/30/2000
|
Title:
|
COMPRESSION LAYER ON THE LEADFRAME TO REDUCE STRESS DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09703364
|
Filing Dt:
|
10/31/2000
|
Title:
|
SINGLE ELECTRON RESISTOR MEMORY DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09703496
|
Filing Dt:
|
10/31/2000
|
Title:
|
Method and apparatus for controlling the operation of an integrated circuit responsive to out-of-synchronism control signals
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09703920
|
Filing Dt:
|
11/01/2000
|
Title:
|
METHOD TO PREVENT DIE ATTACH ADHESIVE CONTAMINATION IN STACKED CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
09705145
|
Filing Dt:
|
11/02/2000
|
Title:
|
COLOUR IMAGE RESTORATION WITH ANTI-ALIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09705227
|
Filing Dt:
|
11/02/2000
|
Title:
|
Sequential data transfer with common clock signal for receiver and sequential storage device and with slack register storing overflow item when set-up time is insufficient
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09705474
|
Filing Dt:
|
11/02/2000
|
Title:
|
INCREASING THE MEMORY PERFORMANCE OF FLASH MEMORY DEVICES BY WRITING SECTORS SIMULTANEOUSLY TO MULTIPLE FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09705499
|
Filing Dt:
|
11/02/2000
|
Title:
|
TRANSCONDUCTANCE AMPLIFIER ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
09705700
|
Filing Dt:
|
11/06/2000
|
Title:
|
METHOD FOR IMPROVING THE RESISTANCE DEGRADATION OF THIN FILM CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
09706960
|
Filing Dt:
|
11/06/2000
|
Title:
|
RECOVERING A SYSTEM THAT HAS EXPERIENCED A FAULT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09707549
|
Filing Dt:
|
11/06/2000
|
Title:
|
METHOD OF MINIMIZING REPETITIVE CHEMICAL-MECHANICAL POLISHING SCRATCH MARKS, METHOD OF PROCESSING A SEMICONDUCTOR WAFER OUTER SURFACE, METHOD OF MINIMIZING UNDESIRED NODE-TO NODE SHORTS OF A LENGTH LESS THAN OR EQUAL TO 0.3 MICRON, AND SEMICONDUCTOR PROCESSING METH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09708360
|
Filing Dt:
|
11/07/2000
|
Title:
|
FIELD EFFECT TRANSISTORS AND INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09709000
|
Filing Dt:
|
11/08/2000
|
Title:
|
I/O DEVICE TESTING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09710067
|
Filing Dt:
|
11/09/2000
|
Title:
|
ARCHITECTURE FOR HANDLING INTERNAL VOLTAGES IN A NON-VOLATILE MEMORY, PARTICULARLY IN A SINGLE-VOLTAGE SUPPLY TYPE OF DUAL-WORK FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09710399
|
Filing Dt:
|
11/09/2000
|
Title:
|
STACKED LOCAL INTERCONNECT STRUCTURE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
09711324
|
Filing Dt:
|
11/13/2000
|
Title:
|
ETCHANT WITH SELECTIVITY FOR DOPED SILICON DIOXIDE OVER UNDOPED SILICON DIOXIDE AND SILICON NITRIDE, PROCESSES WHICH EMPLOY THE ETCHANT, AND STRUCTURES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09712176
|
Filing Dt:
|
11/15/2000
|
Title:
|
METHOD OF FORMING DUAL CONDUCTIVE PLUGS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
09712185
|
Filing Dt:
|
11/15/2000
|
Title:
|
METHOD FOR SWITCHING DATA STREAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
09712822
|
Filing Dt:
|
11/13/2000
|
Title:
|
CODE-SWITCHED OPTICAL NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09713144
|
Filing Dt:
|
11/14/2000
|
Title:
|
PROCESS FOR MANUFACTURING ELECTRONIC DEVICES COMPRISING HIGH VOLTAGE MOS TRANSISTORS, AND ELECTRONIC DEVICE THUS OBTAINED
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09713845
|
Filing Dt:
|
11/15/2000
|
Title:
|
BARRIER LAYER FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
09714382
|
Filing Dt:
|
11/15/2000
|
Title:
|
SYSTEM AND METHOD OF TRANSMITTING DATA FRAMES IN A MESH OF DATA SWITCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09714766
|
Filing Dt:
|
11/16/2000
|
Title:
|
SPIN COATING SPINDLE AND CHUCK ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09714837
|
Filing Dt:
|
11/15/2000
|
Title:
|
VOLTAGE GENERATOR SWITCHING BETWEEN ALTERNATING, FIRST AND SECOND VOLTAGE VALUES, IN PARTICULAR FOR PROGRAMMING MULTILEVEL CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09714852
|
Filing Dt:
|
11/15/2000
|
Title:
|
PROGRAMMABLE VOLTAGE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09715491
|
Filing Dt:
|
11/17/2000
|
Title:
|
PROCESS LIQUID DISPENSE METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09715691
|
Filing Dt:
|
11/17/2000
|
Title:
|
Apparatus and methods for substantial planarization of solder bumps
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09716746
|
Filing Dt:
|
11/20/2000
|
Title:
|
Method for reading data from a non-volatile memory device with autodetect burst mode reading and corresponding reading circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09716747
|
Filing Dt:
|
11/20/2000
|
Title:
|
Decoder for memories having optimized configuration
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09716759
|
Filing Dt:
|
11/20/2000
|
Title:
|
SYNCHRONOUS OUTPUT BUFFER, PARTICULARLY FOR NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09717078
|
Filing Dt:
|
11/22/2000
|
Title:
|
METHOD FOR MANUFACTURING FIELD EFFECT TRANSISTOR CAPABLE OF SUCCESSFULLY CONTROLLING TRANSISTOR CHARACTERISTICS RELATING TO THE SHORT-CHANNEL EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
09717579
|
Filing Dt:
|
11/21/2000
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING AND DISPLAYING THE SERVICE LEVEL OF A DIGITAL TELEVISION BROADCAST SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
09717938
|
Filing Dt:
|
11/21/2000
|
Title:
|
NON-VOLATILE MEMORY DEVICE WITH BURST MODE READING AND CORRESPONDING READING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09718914
|
Filing Dt:
|
11/22/2000
|
Title:
|
SPACER PATTERNED, HIGH DIELECTRIC CONSTANT CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09718971
|
Filing Dt:
|
11/22/2000
|
Title:
|
PROCESS FOR MANUFACTURING ELECTRONIC DEVICES COMPRISING NONVOLATILE MEMORY CELLS OF REDUCED DIMENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09721697
|
Filing Dt:
|
11/27/2000
|
Title:
|
USE OF GATE ELECTRODE WORKFUNCTION TO IMPROVE DRAM REFRESH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
09721785
|
Filing Dt:
|
11/22/2000
|
Title:
|
LINK-LOCK DEVICE AND METHOD OF MONITORING AND CONTROLLING A LINK FOR FAILURES AND INTRUSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
09722400
|
Filing Dt:
|
11/27/2000
|
Title:
|
POLYIMIDE AS A MASK IN VAPOR HYDROGEN FLUORIDE ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09724346
|
Filing Dt:
|
11/27/2000
|
Title:
|
HIGH SPEED TEST SYSTEM FOR A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09724470
|
Filing Dt:
|
11/28/2000
|
Title:
|
Asymmetrical molding method for multiple part matrixes
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09724749
|
Filing Dt:
|
11/27/2000
|
Title:
|
SEMICONDUCTOR WAFER ASSEMBLIES COMPRISING PHOTORESIST OVER SILICON NITRIDE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
09727038
|
Filing Dt:
|
11/30/2000
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
COLOR FILTER ARRAY AND COLOR INTERPOLATION ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09730102
|
Filing Dt:
|
12/05/2000
|
Publication #:
|
|
Pub Dt:
|
05/03/2001
| | | | |
Title:
|
COMPACT SOI BODY CONTACT LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
09730335
|
Filing Dt:
|
12/04/2000
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
Title:
|
FIELD EFFECT TRANSISTORS AND INTEGRATED CIRCUITRY.
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09730518
|
Filing Dt:
|
12/05/2000
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
MANUFACTURING PROCESS FOR NON-VOLATILE FLOATING GATE MEMORY CELLS INTEGRATED ON A SEMICONDUCTOR SUBSTRATE AND COMPRISED IN A CELL MATRIX WITH AN ASSOCIATED CONTROL CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
09730774
|
Filing Dt:
|
12/07/2000
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
METHOD OF PACING AND DISCONNECTING TRANSFERS ON A SOURCE STROBED BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09730775
|
Filing Dt:
|
12/07/2000
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
METHOD OF DETECTING A SOURCE STROBE EVENT USING CHANGE DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
09730780
|
Filing Dt:
|
12/07/2000
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
ARBITRATION METHOD FOR A SOURCE STROBED BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09730865
|
Filing Dt:
|
12/05/2000
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS, METHODS OF FORMING CAPACITOR-OVER-BIT LINE MEMORY CIRCUITRY, AND RELATED INTEGRATED CIRCUITRY CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
09731319
|
Filing Dt:
|
12/06/2000
|
Title:
|
PROCESS FOR FABRICATING FILMS OF UNIFORM PROPERTIES ON SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09731360
|
Filing Dt:
|
12/06/2000
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
THIN FLIP - CHIP METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09732106
|
Filing Dt:
|
12/07/2000
|
Publication #:
|
|
Pub Dt:
|
04/19/2001
| | | | |
Title:
|
SEMICONDUCTOR DEVICE SOCKET, ASSEMBLY AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09732968
|
Filing Dt:
|
12/08/2000
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
RESISTANCE VARIABLE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09733242
|
Filing Dt:
|
12/07/2000
|
Title:
|
Efficient open-array memory device architecture and method
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
09733373
|
Filing Dt:
|
12/08/2000
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROGRAMMING HOT KEYS BASED ON USER INTERESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09734307
|
Filing Dt:
|
12/11/2000
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
IN-LINE METHOD OF MEASURING EFFECTIVE THREE-LEAF ABERRATION COEFFICIENT OF LITHOGRAPHY PROJECTION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09734547
|
Filing Dt:
|
12/13/2000
|
Title:
|
METHOD OF FORMING BURIED CONDUCTOR PATTERNS BY SURFACE TRANSFORMATION OF EMPTY SPACES IN SOLID STATE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09735277
|
Filing Dt:
|
12/11/2000
|
Title:
|
CHARGE PUMP WITH EFFICIENT SWITCHING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
09735358
|
Filing Dt:
|
12/12/2000
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
CLOCK NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09735387
|
Filing Dt:
|
12/12/2000
|
Publication #:
|
|
Pub Dt:
|
05/03/2001
| | | | |
Title:
|
EMBEDDED MEMORY ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09735440
|
Filing Dt:
|
12/12/2000
|
Publication #:
|
|
Pub Dt:
|
04/26/2001
| | | | |
Title:
|
Methods of forming SOI insulator layers, methods of forming transistor devices, and semiconductor devices and assemblies
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09735441
|
Filing Dt:
|
12/12/2000
|
Title:
|
METHOD AND APPARATUS FOR TESTING SRAM MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
09735689
|
Filing Dt:
|
12/12/2000
|
Title:
|
METHOD AND APPARATUS FOR LEVEL-OF-DETAIL COMPUTATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09736247
|
Filing Dt:
|
12/15/2000
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
METHOD OF ALIGNMENT FOR BURIED STRUCTURES FORMED BY SURFACE TRANSFORMATION OF EMPTY SPACES IN SOLID STATE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09736547
|
Filing Dt:
|
12/11/2000
|
Publication #:
|
|
Pub Dt:
|
05/03/2001
| | | | |
Title:
|
Method of forming transistors and connections thereto
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
09737140
|
Filing Dt:
|
12/13/2000
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
EXTENSIBLE BIOS ERROR LOG
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
09737170
|
Filing Dt:
|
12/14/2000
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
PAGE BY PAGE PROGRAMMABLE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
09737218
|
Filing Dt:
|
12/14/2000
|
Publication #:
|
|
Pub Dt:
|
06/14/2001
| | | | |
Title:
|
SYSTEM AND METHOD FOR ASSIGNING ADDRESSES TO MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09737231
|
Filing Dt:
|
12/13/2000
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
MEMORY SYSTEM HAVING PROGRAMMABLE MULTIPLE AND CONTINUOUS MEMORY REGIONS AND METHOD OF USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09737288
|
Filing Dt:
|
12/13/2000
|
Publication #:
|
|
Pub Dt:
|
05/10/2001
| | | | |
Title:
|
SINGLE-PIECE MOLDED MODULE HOUSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09737827
|
Filing Dt:
|
12/15/2000
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
Title:
|
METHOD FOR THE CORRECTION OF A BIT IN A STRING OF BITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09738253
|
Filing Dt:
|
12/14/2000
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
SOFT PROGRAMMING METHOD FOR NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09738420
|
Filing Dt:
|
12/15/2000
|
Publication #:
|
|
Pub Dt:
|
04/26/2001
| | | | |
Title:
|
Voltage differential sensing circuit and methods of using same
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09738592
|
Filing Dt:
|
12/15/2000
|
Publication #:
|
|
Pub Dt:
|
05/31/2001
| | | | |
Title:
|
BORON INCORPORATED DIFFUSION BARRIER MATERIAL
|
|