|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
09738686
|
Filing Dt:
|
12/15/2000
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
ALIGNMENT OF FIBER OPTIC BUNDLE TO ARRAY WAVEGUIDE USING PINS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09738796
|
Filing Dt:
|
12/15/2000
|
Publication #:
|
|
Pub Dt:
|
06/07/2001
| | | | |
Title:
|
GATE STACK STRUCTURE WITH CONDUCTIVE SILICIDE SEGMENT THAT HAS SUBSTANTIALLY ETCHED NITRIDE AND/OR OXYNITRIDE DEFECTS PROTRUDING FROM ITS SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09738889
|
Filing Dt:
|
12/15/2000
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
Title:
|
CIRCUIT AND METHOD FOR TIMING MULTI-LEVEL NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09738890
|
Filing Dt:
|
12/15/2000
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
Title:
|
CMOS TECHNOLOGY VOLTAGE BOOSTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09738915
|
Filing Dt:
|
12/14/2000
|
Publication #:
|
|
Pub Dt:
|
05/31/2001
| | | | |
Title:
|
TEST INTERCONNECT FOR SEMICONDUCTOR COMPONENTS HAVING BUMPED AND PLANAR CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09739270
|
Filing Dt:
|
12/19/2000
|
Title:
|
FABRICATION OF SEMICONDUCTOR DEVICES WITH TRANSITION METAL BORIDE FILMS AS DIFFUSION BARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09740407
|
Filing Dt:
|
12/19/2000
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
Title:
|
NON-VOLATILE HIGH-PERFORMANCE MEMORY DEVICE AND RELATIVE MANUFACTURING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
09741405
|
Filing Dt:
|
12/19/2000
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
METHOD AND DRIVER FOR DETECTING GLITCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
09741599
|
Filing Dt:
|
12/19/2000
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
METHOD & APPARATUS FOR ADDING REAL-TIME PRIMITIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09741776
|
Filing Dt:
|
12/19/2000
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
CHANNEL IMPLANT THROUGH GATE POLYSILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09741820
|
Filing Dt:
|
12/22/2000
|
Publication #:
|
|
Pub Dt:
|
05/03/2001
| | | | |
Title:
|
HEAT SINK FOR CHIP STACKING APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
09741821
|
Filing Dt:
|
12/22/2000
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
HIGH SPEED INTERFACE WITH LOOPED BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09741971
|
Filing Dt:
|
12/20/2000
|
Title:
|
PRECISION CLOCK SYNTHESIZER USING RC OSCILLATOR AND CALIBRATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09742149
|
Filing Dt:
|
12/15/2000
|
Publication #:
|
|
Pub Dt:
|
05/03/2001
| | | | |
Title:
|
THIN FILM TRANSISTORS AND METHOD OF FORMING THIN FILM TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09742568
|
Filing Dt:
|
12/20/2000
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
Title:
|
CIRCUIT AND METHOD FOR AN OPEN BIT LINE MEMORY CELL WITH A VERTICAL TRANSISTOR AND TRENCH PLATE TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09742706
|
Filing Dt:
|
12/20/2000
|
Publication #:
|
|
Pub Dt:
|
05/31/2001
| | | | |
Title:
|
LATERAL BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09742744
|
Filing Dt:
|
12/20/2000
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH POWER STANDBY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09742748
|
Filing Dt:
|
12/20/2000
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
Title:
|
REDUCTION OF DAMAGE IN SEMICONDUCTOR CONTAINER CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
09745114
|
Filing Dt:
|
12/20/2000
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
LOW LEAKAGE MIM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09745286
|
Filing Dt:
|
12/21/2000
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
Title:
|
ROW SELECTION CIRCUIT FOR FAST MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09745835
|
Filing Dt:
|
12/21/2000
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
Title:
|
METAL STRUCTURE FOR A PHASE-CHANGE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09745970
|
Filing Dt:
|
12/21/2000
|
Title:
|
NOVEL BI-VOLTAGE LEVELS SWITCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09746636
|
Filing Dt:
|
12/21/2000
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
Title:
|
SYSTEM AND METHOD FOR DETECTING TEXT IN MIXED GRAPHICS DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09747312
|
Filing Dt:
|
12/22/2000
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
LOW CONSUMPTION VOLTAGE BOOST DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09747352
|
Filing Dt:
|
12/19/2000
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
LAYOUT FOR A SEMICONDUCTOR MEMORY DEVICE HAVING REDUNDANT ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09748611
|
Filing Dt:
|
12/26/2000
|
Title:
|
Output switch for charge pump reconfiguration
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09748953
|
Filing Dt:
|
12/26/2000
|
Publication #:
|
|
Pub Dt:
|
05/03/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR UNIFORMLY PLANARIZING A MICROELECTRONIC SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09748954
|
Filing Dt:
|
12/26/2000
|
Publication #:
|
|
Pub Dt:
|
05/03/2001
| | | | |
Title:
|
Method and system for bypassing pipelines in a pipelined memory command generator
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09748955
|
Filing Dt:
|
12/26/2000
|
Publication #:
|
|
Pub Dt:
|
05/03/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR DETECTING AN INITIALIZATION SIGNAL AND A COMMAND PACKET ERROR IN PACKETIZED DYNAMIC RANDOM ACCESS MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09749041
|
Filing Dt:
|
12/26/2000
|
Publication #:
|
|
Pub Dt:
|
05/31/2001
| | | | |
Title:
|
LASER ABLATIVE REMOVAL OF PHOTORESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09749103
|
Filing Dt:
|
12/26/2000
|
Title:
|
PROGRAMMABLE PULSE GENERATOR AND METHOD FOR USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
09749405
|
Filing Dt:
|
12/28/2000
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR PREDICTING BRANCHES USING A META PREDICTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09749872
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
APPARATUS AND METHOD FOR REDUCING INTERPOSER COMPRESSION DURING MOLDING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
09750025
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
AUTOMATIC DETECTING WHEN AN AGENT IS AVAILABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
09750095
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR RECOVERY OF PHYSICAL REGISTERS DURING A MISPREDICTION CONDITION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09750110
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
VOLTAGE LEVEL SHIFTER HAVING ZERO DC CURRENT AND STATE RETENTION IN DROWSY MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
09750111
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
05/31/2001
| | | | |
Title:
|
HIGH DENSITY SRAM CELL WITH LATCHED VERTICAL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09750671
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
Title:
|
PROGRAMMABLE DIGITAL PHASE LOCK LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09751212
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
Title:
|
Method of forming contact openings
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09751442
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
CLAMP TO SECURE CARRIER TO DEVICE FOR ELECTROMAGNETIC COUPLER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09751514
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR ALLOWING CONTINUOUS APPLICATION OF HIGH VOLTAGE TO A FLASH MEMORY DEVICE POWER PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09751527
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
Title:
|
ELECTROMAGNETIC COUPLER SOCKET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
09751614
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
VIA-IN-PAD WITH OFF-CENTER GEOMETRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09751688
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
BURST ACCESS MEMORY WITH ZERO WAIT STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09752247
|
Filing Dt:
|
12/27/2000
|
Title:
|
Self initialization for charge pumps
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09752535
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
LOAD FOR NON-VOLATILE MEMORY DRAIN BIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09752550
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
KICKER FOR NON-VOLATILE MEMORY DRAIN BIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
09752685
|
Filing Dt:
|
01/03/2001
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
Title:
|
METHOD FOR FORMING A CONTACT OPENING IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09752714
|
Filing Dt:
|
12/28/2000
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR MATCHED-REFERENCE SENSING ARCHITECTURE FOR NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09753005
|
Filing Dt:
|
12/29/2000
|
Title:
|
Memory subsystem employing pool of refresh candidates
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09753159
|
Filing Dt:
|
01/02/2001
|
Publication #:
|
|
Pub Dt:
|
07/12/2001
| | | | |
Title:
|
METHOD FOR SAWING WAFERS EMPLOYING MULTIPLE INDEXING TECHNIQUES FOR MULTIPLE DIE DIMENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09753282
|
Filing Dt:
|
01/02/2001
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
Equilibrate method for dynamic plate sensing memories
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09753351
|
Filing Dt:
|
12/29/2000
|
Title:
|
Negative output voltage charge pump and method therefor
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09754684
|
Filing Dt:
|
01/03/2001
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
MULTIPLIERLESS PYRAMID FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09756089
|
Filing Dt:
|
01/08/2001
|
Publication #:
|
|
Pub Dt:
|
05/31/2001
| | | | |
Title:
|
PROGRAMMABLE LOGIC ARRAY WITH VERTICAL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09756099
|
Filing Dt:
|
01/08/2001
|
Publication #:
|
|
Pub Dt:
|
05/31/2001
| | | | |
Title:
|
PROGRAMMABLE LOGIC ARRAY WITH VERTICAL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
09756579
|
Filing Dt:
|
01/08/2001
|
Publication #:
|
|
Pub Dt:
|
07/11/2002
| | | | |
Title:
|
SHARING CLASSES BETWEEN PROGRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09756626
|
Filing Dt:
|
01/08/2001
|
Title:
|
Flexible semiconductor interconnect fabricated by backside thinning
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09757290
|
Filing Dt:
|
01/09/2001
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
MULTI-PORT MEMORY DEVICE WITH MULTIPLE MODES OF OPERATION AND IMPROVED EXPANSION CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09757878
|
Filing Dt:
|
01/09/2001
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
Title:
|
MINI FLASH PROCESS AND CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09758476
|
Filing Dt:
|
01/11/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
MEMORY DEVICE WITH MULTI-LEVEL STORAGE CELLS AND APPARATUSES, SYSTEMS AND METHODS INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
09760173
|
Filing Dt:
|
01/12/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
PIXEL RESAMPLING SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09760191
|
Filing Dt:
|
01/12/2001
|
Publication #:
|
|
Pub Dt:
|
05/17/2001
| | | | |
Title:
|
METHODS OF FORMING A FACE PLATE ASSEMBLY OF A COLOR DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
09760741
|
Filing Dt:
|
01/17/2001
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
Title:
|
SEMICONDUCTOR ASSEMBLY WITHOUT ADHESIVE FILLETS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
09762720
|
Filing Dt:
|
11/20/2001
|
Title:
|
SINGLE-CHIP CMOS DIRECT-CONVERSION TRANSCEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09764567
|
Filing Dt:
|
01/18/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
METHOD AND SYSTEM FOR PROCESSING PIPELINED MEMORY COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09764568
|
Filing Dt:
|
01/16/2001
|
Publication #:
|
|
Pub Dt:
|
06/28/2001
| | | | |
Title:
|
ON-BOARD TESTING CIRCUIT AND METHOD FOR IMPROVING TESTING OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09764631
|
Filing Dt:
|
01/17/2001
|
Title:
|
COMPUTER SYSTEM INCLUDING CORE LOGIC UNIT WITH INTERNAL REGISTER FOR PERIPHERAL STATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09765236
|
Filing Dt:
|
01/16/2001
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
Title:
|
METHODS OF FORMING MEMORY CIRCUITRY, METHODS OF FORMING ELECTRICAL CONNECTIONS, AND METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY (DRAM) CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09766743
|
Filing Dt:
|
01/22/2001
|
Publication #:
|
|
Pub Dt:
|
06/28/2001
| | | | |
Title:
|
ASSEMBLING A STACKED DIE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09766756
|
Filing Dt:
|
01/22/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
SYSTEM AND METHOD FOR IMPROVING SIGNAL PROPAGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09767160
|
Filing Dt:
|
01/22/2001
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
A METHOD FOR ASSEMBLING DIE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09767186
|
Filing Dt:
|
01/22/2001
|
Publication #:
|
|
Pub Dt:
|
06/28/2001
| | | | |
Title:
|
MEMORY DEVICE WITH MULTIPLE INPUT/OUTPUT CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09767408
|
Filing Dt:
|
01/23/2001
|
Publication #:
|
|
Pub Dt:
|
07/12/2001
| | | | |
Title:
|
Method of removing material from a semiconductor substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09767411
|
Filing Dt:
|
01/23/2001
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR APPLICATION OF SPRAY ADHESIVE TO A LEADFRAME FOR CHIP BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09767446
|
Filing Dt:
|
01/23/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
DUAL LOC SEMICONDUCTOR ASSEMBLY EMPLOYING FLOATING LEAD FINGER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09767830
|
Filing Dt:
|
01/24/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND PROCESS FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09768744
|
Filing Dt:
|
01/23/2001
|
Publication #:
|
|
Pub Dt:
|
06/21/2001
| | | | |
Title:
|
FLASH EEPROM WITH ON-CHIP ERASE SOURCE VOLTAGE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09769028
|
Filing Dt:
|
01/23/2001
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
Title:
|
VOLTAGE TUNABLE ACTIVE INDUCTORLESS FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09769030
|
Filing Dt:
|
01/23/2001
|
Publication #:
|
|
Pub Dt:
|
06/28/2001
| | | | |
Title:
|
MONOLITHIC FREQUENCY SELECTIVE COMPONENT AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09769031
|
Filing Dt:
|
01/23/2001
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
ON-CHIP CIRCUIT AND METHOD FOR TESTING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
09769556
|
Filing Dt:
|
01/25/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
CAPTURING FIELDS FROM AN OUTPUT OF A SOFTWARE APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09771449
|
Filing Dt:
|
01/26/2001
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
Title:
|
METHODS OF FORMING INTEGRATED CIRCUITRY AND METHODS OF FORMING ELEVATED SOURCE/DRAIN REGIONS OF A FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09771818
|
Filing Dt:
|
01/29/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
ANTIFUSE DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09772667
|
Filing Dt:
|
01/30/2001
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
FLASH MEMORY DEVICE AND METHOD OF ERASING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09773174
|
Filing Dt:
|
01/30/2001
|
Title:
|
METHOD AND APPARATUS FOR COMPRESSING CALORIE BURN CALCULATION DATA USING POLYNOMIAL COEFFICIENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09773272
|
Filing Dt:
|
01/31/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
REDUNDANCY ARCHITECTURE FOR AN INTERLEAVED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09773284
|
Filing Dt:
|
01/31/2001
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
MULTIPLE VOLTAGE SUPPLY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09773300
|
Filing Dt:
|
01/31/2001
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
Title:
|
INTERLEAVED MEMORY DEVICE FOR BURST TYPE ACCESS IN SYNCHRONOUS READ MODE WITH THE TWO SEMI-ARRAYS INDEPENDENTLY READABLE IN RANDOM ACCESS ASYNCHRONOUS MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09773760
|
Filing Dt:
|
01/31/2001
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
ATD GENERATION IN A SYNCHRONOUS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09774539
|
Filing Dt:
|
01/31/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
INTERLEAVED MEMORY DEVICE FOR SEQUENTIAL ACCESS SYNCHRONOUS READING WITH SIMPLIFIED ADDRESS COUNTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09774542
|
Filing Dt:
|
01/31/2001
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
Title:
|
INTERLEAVED DATA PATH AND OUTPUT MANAGEMENT ARCHITECTURE FOR AN INTERLEAVED MEMORY AND LOAD PULSER CIRCUIT FOR OUTPUTTING THE READ DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09774798
|
Filing Dt:
|
02/01/2001
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
METHOD AND APPARTUS FOR SENSING RESISTANCE VALUES OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09774878
|
Filing Dt:
|
01/31/2001
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
Title:
|
Accelerated carry generation
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09775178
|
Filing Dt:
|
02/01/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
INTERCONNECT STRUCTURE HAVING IMPROVED RESIST ADHESION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09775788
|
Filing Dt:
|
02/01/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
METHODS OF POLISHING MATERIALS, METHODS OF SLOWING A RATE OF MATERIAL REMOVAL OF A POLISHING PROCESS, AND METHODS OF FORMING TRENCH ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09776105
|
Filing Dt:
|
02/01/2001
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
PROCESS FOR THE MANUFACTURING OF AN ELECTRICALLY PROGRAMMABLE NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09776217
|
Filing Dt:
|
02/02/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
METHOD FOR CONTROLLING DEPOSITION OF DIELECTRIC FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09776447
|
Filing Dt:
|
02/02/2001
|
Publication #:
|
|
Pub Dt:
|
06/28/2001
| | | | |
Title:
|
MEMORY ARCHITECTURE AND ADDRESSING FOR OPTIMIZED DENSITY IN INTEGRATED CIRCUIT PACKAGE OR ON CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
09777036
|
Filing Dt:
|
02/05/2001
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR CHECKING THE RESISTANCE OF PROGRAMMABLE ELEMENTS
|
|