skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036550/0001   Pages: 983
Recorded: 09/03/2015
Attorney Dkt #:3718.266
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
02/22/2011
Application #:
11456326
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
01/10/2008
Title:
STACKING FAULT REDUCTION IN EPITAXIALLY GROWN SILICON
2
Patent #:
Issue Dt:
11/25/2008
Application #:
11456351
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
10/23/2008
Title:
LOW PASS METAL POWDER FILTER
3
Patent #:
Issue Dt:
07/08/2008
Application #:
11456721
Filing Dt:
07/11/2006
Publication #:
Pub Dt:
01/17/2008
Title:
INTERCONNECT STRUCTURE WITH DIELECTRIC AIR GAPS
4
Patent #:
Issue Dt:
12/01/2009
Application #:
11457174
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
01/17/2008
Title:
METHOD FOR SOFT ERROR MODELING WITH DOUBLE CURRENT PULSE
5
Patent #:
NONE
Issue Dt:
Application #:
11457332
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
01/17/2008
Title:
Method, System and Program Product for Automated Transistor Tuning in an Integrated Circuit Design
6
Patent #:
Issue Dt:
05/25/2010
Application #:
11457477
Filing Dt:
07/14/2006
Publication #:
Pub Dt:
01/31/2008
Title:
SELF-REFERENCED MATCH-LINE SENSE AMPLIFIER FOR CONTENT ADDRESSABLE MEMORIES
7
Patent #:
Issue Dt:
11/04/2008
Application #:
11457495
Filing Dt:
07/14/2006
Publication #:
Pub Dt:
01/17/2008
Title:
SLEW CONSTRAINED MINIMUM COST BUFFERING
8
Patent #:
NONE
Issue Dt:
Application #:
11457573
Filing Dt:
07/14/2006
Publication #:
Pub Dt:
11/02/2006
Title:
Method of making a circuitized substrate
9
Patent #:
Issue Dt:
08/26/2008
Application #:
11457637
Filing Dt:
07/14/2006
Publication #:
Pub Dt:
01/17/2008
Title:
DUTY CYCLE CORRECTION CIRCUIT WHOSE OPERATION IS LARGELY INDEPENDENT OF OPERATING VOLTAGE AND PROCESS
10
Patent #:
Issue Dt:
02/10/2009
Application #:
11457865
Filing Dt:
07/17/2006
Publication #:
Pub Dt:
01/17/2008
Title:
METHOD FOR DRIVING VALUES TO DC ADJUSTED/UNTIMED NETS TO IDENTIFY TIMING PROBLEMS
11
Patent #:
NONE
Issue Dt:
Application #:
11457916
Filing Dt:
07/17/2006
Publication #:
Pub Dt:
02/21/2008
Title:
SHIFTING INACTIVE CLOCK EDGE FOR NOISE REDUCTION
12
Patent #:
Issue Dt:
06/17/2008
Application #:
11458120
Filing Dt:
07/18/2006
Publication #:
Pub Dt:
12/07/2006
Title:
METHOD OF FABRICATING A BOTTLE TRENCH AND A BOTTLE TRENCH CAPACITOR
13
Patent #:
Issue Dt:
07/20/2010
Application #:
11458161
Filing Dt:
07/18/2006
Publication #:
Pub Dt:
11/02/2006
Title:
METHOD AND APPARATUS FOR REPAIR OF REFLECTIVE PHOTOMASKS
14
Patent #:
Issue Dt:
05/06/2008
Application #:
11458250
Filing Dt:
07/18/2006
Publication #:
Pub Dt:
11/16/2006
Title:
FINFET TRANSISTOR AND CIRCUIT
15
Patent #:
Issue Dt:
04/06/2010
Application #:
11458494
Filing Dt:
07/19/2006
Publication #:
Pub Dt:
05/29/2008
Title:
POLYSILICON CONTAINING RESISTOR WITH ENHANCED SHEET RESISTANCE PRECISION AND METHOD FOR FABRICATION THEREOF
16
Patent #:
Issue Dt:
07/29/2008
Application #:
11458712
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
01/24/2008
Title:
DIFFERENTIAL AMPLIFIER AND METHOD
17
Patent #:
Issue Dt:
01/06/2009
Application #:
11458726
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
12/28/2006
Title:
METHOD FOR MAKING INTEGRATED CIRCUIT CHIP HAVING CARBON NANOTUBE COMPOSITE INTERCONNECTION VIAS
18
Patent #:
Issue Dt:
08/11/2009
Application #:
11458828
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
12/07/2006
Title:
DEEP TRENCH FORMATION IN SEMICONDUCTOR DEVICE FABRICATION
19
Patent #:
Issue Dt:
06/03/2008
Application #:
11459367
Filing Dt:
07/24/2006
Publication #:
Pub Dt:
01/24/2008
Title:
A SYSTEM FOR ACQUIRING DEVICE PARAMETERS
20
Patent #:
Issue Dt:
01/06/2009
Application #:
11459730
Filing Dt:
07/25/2006
Publication #:
Pub Dt:
01/31/2008
Title:
RAISED STI STRUCTURE AND SUPERDAMASCENE TECHNIQUE FOR NMOSFET PERFORMANCE ENHANCEMENT WITH EMBEDDED SILICON CARBON
21
Patent #:
Issue Dt:
06/09/2009
Application #:
11459957
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
01/31/2008
Title:
MEMORY SYSTEM HAVING SELF TIMED DAISY CHAINED MEMORY CHIPS
22
Patent #:
Issue Dt:
03/18/2008
Application #:
11459968
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
01/31/2008
Title:
COMPUTER SYSTEM HAVING DAISY CHAINED SELF TIMED MEMORY CHIPS
23
Patent #:
Issue Dt:
03/11/2008
Application #:
11459994
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
02/07/2008
Title:
DAISY CHAINABLE MEMORY CHIP
24
Patent #:
Issue Dt:
02/09/2010
Application #:
11459997
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
01/31/2008
Title:
DAISY CHAINABLE SELF TIMED MEMORY CHIP
25
Patent #:
Issue Dt:
12/30/2008
Application #:
11460010
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
01/31/2008
Title:
SEMICONDUCTOR STRUCTURE WITH SELF-ALIGNED DEVICE CONTACTS
26
Patent #:
Issue Dt:
01/27/2009
Application #:
11460011
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
01/31/2008
Title:
INTERCONNECT STRUCTURE FOR BEOL APPLICATIONS
27
Patent #:
Issue Dt:
07/01/2008
Application #:
11460013
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
05/29/2008
Title:
SELF-ALIGNMENT SCHEME FOR A HETEROJUNCTION BIPOLAR TRANSISTOR
28
Patent #:
Issue Dt:
09/01/2009
Application #:
11460014
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
01/31/2008
Title:
METHOD AND APPARATUS FOR MONITORING AND CONTROLLING HEAT GENERATION IN A MULTI-CORE PROCESSOR
29
Patent #:
NONE
Issue Dt:
Application #:
11460019
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
01/31/2008
Title:
AIR-GAP INTERCONNECT STRUCTURES WITH SELECTIVE CAP
30
Patent #:
Issue Dt:
01/05/2010
Application #:
11460065
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
02/21/2008
Title:
TRANSITION BALANCING FOR NOISE REDUCTION /DI/DT REDUCTION DURING DESIGN, SYNTHESIS, AND PHYSICAL DESIGN
31
Patent #:
Issue Dt:
11/18/2008
Application #:
11460314
Filing Dt:
07/27/2006
Publication #:
Pub Dt:
05/29/2008
Title:
METHODS FOR LATERAL CURRENT CARRYING CAPABILITY IMPROVEMENT IN SEMICONDUCTOR DEVICES
32
Patent #:
Issue Dt:
12/11/2007
Application #:
11460464
Filing Dt:
07/27/2006
Title:
APPARATUS AND METHOD FOR IMPROVING SENSING MARGIN OF ELECTRICALLY PROGRAMMABLE FUSES
33
Patent #:
Issue Dt:
04/06/2010
Application #:
11460504
Filing Dt:
07/27/2006
Publication #:
Pub Dt:
01/31/2008
Title:
INTEGRATED CIRCUIT TEMPERATURE MEASUREMENT METHODS AND APPARATUSES
34
Patent #:
Issue Dt:
01/20/2009
Application #:
11460537
Filing Dt:
07/27/2006
Publication #:
Pub Dt:
02/01/2007
Title:
MULTIPLE VOLTAGE INTEGRATED CIRCUIT AND DESIGN METHOD THEREFOR
35
Patent #:
Issue Dt:
10/04/2011
Application #:
11460751
Filing Dt:
07/28/2006
Publication #:
Pub Dt:
01/31/2008
Title:
SCAN TESTING IN SINGLE-CHIP MULTICORE SYSTEMS
36
Patent #:
Issue Dt:
11/20/2007
Application #:
11460762
Filing Dt:
07/28/2006
Title:
FULLY SILICIDED GATE ELECTRODES AND METHOD OF MAKING THE SAME
37
Patent #:
Issue Dt:
02/10/2009
Application #:
11461137
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
01/31/2008
Title:
INTERCONNECT STRUCTURE AND PROCESS OF MAKING THE SAME
38
Patent #:
Issue Dt:
12/30/2008
Application #:
11461208
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
01/31/2008
Title:
SOLDER CONNECTOR STRUCTURE AND METHOD
39
Patent #:
Issue Dt:
11/25/2008
Application #:
11461217
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
01/31/2008
Title:
METHOD OF IMPROVING GRATING TEST PATTERN FOR LITHOGRAPHY MONITORING AND CONTROLING
40
Patent #:
Issue Dt:
05/27/2008
Application #:
11461220
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
11/23/2006
Title:
A METHOD OF FORMING AN INTERCONNECT STRUCTURE DIFFUSION BARRIER WITH HIGH NITROGEN CONTENT
41
Patent #:
Issue Dt:
07/08/2008
Application #:
11461469
Filing Dt:
08/01/2006
Publication #:
Pub Dt:
03/01/2007
Title:
METHOD FOR PERFORMING VERIFICATION OF LOGIC CIRCUITS
42
Patent #:
Issue Dt:
01/06/2009
Application #:
11461623
Filing Dt:
08/01/2006
Publication #:
Pub Dt:
11/23/2006
Title:
DENDRITE GROWTH CONTROL CIRCUIT
43
Patent #:
Issue Dt:
11/10/2009
Application #:
11461657
Filing Dt:
08/01/2006
Publication #:
Pub Dt:
05/29/2008
Title:
METHOD, SYSTEM, AND PROGRAM PRODUCT FOR MANAGING DATA DECAY
44
Patent #:
Issue Dt:
03/31/2009
Application #:
11461788
Filing Dt:
08/02/2006
Publication #:
Pub Dt:
02/07/2008
Title:
DEVICE AND METHOD TO ELIMINATE STEP RESPONSE POWER SUPPLY PERTURBATION
45
Patent #:
Issue Dt:
12/30/2008
Application #:
11461857
Filing Dt:
08/02/2006
Publication #:
Pub Dt:
02/07/2008
Title:
METHOD OF MATCHING LAYOUT SHAPES PATTERNS IN AN INTEGRATED CIRCUIT USING WALSH PATTERNS.
46
Patent #:
Issue Dt:
07/29/2008
Application #:
11462124
Filing Dt:
08/03/2006
Publication #:
Pub Dt:
05/29/2008
Title:
PREVENTION OF BACKSIDE CRACKS IN SEMICONDUCTOR CHIPS OR WAFERS USING BACKSIDE FILM OR BACKSIDE WET ETCH
47
Patent #:
Issue Dt:
01/06/2009
Application #:
11462508
Filing Dt:
08/04/2006
Publication #:
Pub Dt:
02/07/2008
Title:
INTEGRATED CIRCUIT DESIGN CLOSURE FOR SELECTIVE VOLTAGE BINNING
48
Patent #:
Issue Dt:
12/07/2010
Application #:
11462648
Filing Dt:
08/04/2006
Publication #:
Pub Dt:
11/30/2006
Title:
HIGH PERFORMANCE STRAINED CMOS DEVICES
49
Patent #:
Issue Dt:
05/27/2008
Application #:
11463039
Filing Dt:
08/08/2006
Publication #:
Pub Dt:
08/23/2007
Title:
GATE STACKS
50
Patent #:
Issue Dt:
07/29/2008
Application #:
11463269
Filing Dt:
08/08/2006
Publication #:
Pub Dt:
02/14/2008
Title:
APPARATUS, SYSTEM, AND METHOD FOR INCREMENTAL ENCODING CONVERSION OF XML DATA USING JAVA
51
Patent #:
Issue Dt:
01/08/2008
Application #:
11463348
Filing Dt:
08/09/2006
Publication #:
Pub Dt:
12/28/2006
Title:
CHIP DICING
52
Patent #:
Issue Dt:
02/24/2009
Application #:
11463447
Filing Dt:
08/09/2006
Publication #:
Pub Dt:
12/28/2006
Title:
BACK END INTERCONNECT WITH A SHAPED INTERFACE
53
Patent #:
Issue Dt:
10/14/2008
Application #:
11463640
Filing Dt:
08/10/2006
Publication #:
Pub Dt:
02/14/2008
Title:
STRAINED MOSFETS ON SEPARATED SILICON LAYERS
54
Patent #:
NONE
Issue Dt:
Application #:
11463642
Filing Dt:
08/10/2006
Publication #:
Pub Dt:
02/14/2008
Title:
AN ALUMINUM-FREE WIRE BOND PAD
55
Patent #:
NONE
Issue Dt:
Application #:
11463911
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
02/14/2008
Title:
METHOD AND CIRCUIT FOR DETECTING AND COMPENSATING FOR A DEGRADATION OF A SEMICONDUCTOR DEVICE
56
Patent #:
Issue Dt:
11/11/2008
Application #:
11463917
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
02/14/2008
Title:
CONFIGURABLE SRAM SYSTEM AND METHOD
57
Patent #:
Issue Dt:
01/20/2009
Application #:
11463958
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
02/14/2008
Title:
METHODS AND APPARATUS FOR BOOLEAN EQUIVALENCY CHECKING IN THE PRESENCE OF VOTING LOGIC
58
Patent #:
Issue Dt:
10/28/2008
Application #:
11464009
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
04/05/2007
Title:
FACILITATING SIMULATION OF A MODEL WITHIN A DISTRIBUTED ENVIRONMENT
59
Patent #:
Issue Dt:
01/31/2012
Application #:
11464664
Filing Dt:
08/15/2006
Publication #:
Pub Dt:
05/29/2008
Title:
INTEGRATED CIRCUIT SYSTEM WITH CARBON AND NON-CARBON SILICON
60
Patent #:
Issue Dt:
09/25/2007
Application #:
11464959
Filing Dt:
08/16/2006
Publication #:
Pub Dt:
12/14/2006
Title:
COMPLIANT PASSIVATED EDGE SEAL FOR LOW-K INTERCONNECT STRUCTURES
61
Patent #:
Issue Dt:
07/20/2010
Application #:
11465030
Filing Dt:
08/16/2006
Publication #:
Pub Dt:
12/14/2006
Title:
SELECTIVE NITRIDATION OF GATE OXIDES
62
Patent #:
Issue Dt:
11/02/2010
Application #:
11465176
Filing Dt:
08/17/2006
Publication #:
Pub Dt:
02/21/2008
Title:
SOLUTION FOR FORMING POLISHING SLURRY, POLISHING SLURRY AND RELATED METHODS
63
Patent #:
Issue Dt:
01/05/2010
Application #:
11465227
Filing Dt:
08/17/2006
Publication #:
Pub Dt:
02/21/2008
Title:
METHOD FOR SEPARATING OPTICAL AND RESIST EFFECTS IN PROCESS MODELS
64
Patent #:
Issue Dt:
04/19/2011
Application #:
11465473
Filing Dt:
08/18/2006
Publication #:
Pub Dt:
02/21/2008
Title:
SYSTEM AND METHOD OF AUTOMATED WIRE AND VIA LAYOUT OPTIMIZATION DESCRIPTION
65
Patent #:
Issue Dt:
07/06/2010
Application #:
11465639
Filing Dt:
08/18/2006
Publication #:
Pub Dt:
02/21/2008
Title:
SYSTEM AND METHOD FOR SWITCHING DIGITAL CIRCUIT CLOCK NET DRIVER WITHOUT LOSING CLOCK PULSES
66
Patent #:
Issue Dt:
09/07/2010
Application #:
11465663
Filing Dt:
08/18/2006
Publication #:
Pub Dt:
12/14/2006
Title:
METHOD AND APPARATUS FOR INCREASE STRAIN EFFECT IN A TRANSISTOR CHANNEL
67
Patent #:
NONE
Issue Dt:
Application #:
11465799
Filing Dt:
08/19/2006
Publication #:
Pub Dt:
02/21/2008
Title:
INTEGRATED CIRCUIT SYSTEM HAVING STRAINED TRANSISTOR
68
Patent #:
Issue Dt:
03/03/2009
Application #:
11465865
Filing Dt:
08/21/2006
Publication #:
Pub Dt:
02/21/2008
Title:
COPPER CONTACT VIA STRUCTURE USING HYBRID BARRIER LAYER
69
Patent #:
Issue Dt:
02/03/2009
Application #:
11466120
Filing Dt:
08/22/2006
Publication #:
Pub Dt:
12/07/2006
Title:
METHOD, SYSTEM AND STORAGE MEDIUM FOR DETERMINING CIRCUIT PLACEMENT
70
Patent #:
Issue Dt:
02/26/2008
Application #:
11466754
Filing Dt:
08/23/2006
Publication #:
Pub Dt:
12/14/2006
Title:
SINGLE SUPPLY LEVEL CONVERTER
71
Patent #:
Issue Dt:
09/07/2010
Application #:
11467186
Filing Dt:
08/25/2006
Publication #:
Pub Dt:
02/28/2008
Title:
STRUCTURE AND METHOD TO USE LOW K STRESS LINER TO REDUCE PARASITIC CAPACITANCE
72
Patent #:
Issue Dt:
07/01/2008
Application #:
11467294
Filing Dt:
08/25/2006
Publication #:
Pub Dt:
02/28/2008
Title:
HEAT-SHIELDED LOW POWER PCM-BASED REPROGRAMMABLE EFUSE DEVICE
73
Patent #:
Issue Dt:
12/09/2008
Application #:
11467446
Filing Dt:
08/25/2006
Publication #:
Pub Dt:
12/21/2006
Title:
METHOD AND APPARATUS FOR INCREASE STRAIN EFFECT IN A TRANSISTOR CHANNEL
74
Patent #:
Issue Dt:
05/01/2012
Application #:
11467493
Filing Dt:
08/25/2006
Publication #:
Pub Dt:
05/29/2008
Title:
VERIFICATION OF A PROGRAM PARTITIONED ACCORDING TO THE CONTROL FLOW INFORMATION OF THE PROGRAM
75
Patent #:
Issue Dt:
05/13/2008
Application #:
11467593
Filing Dt:
08/28/2006
Publication #:
Pub Dt:
01/04/2007
Title:
IMPROVED HDP-BASED ILD CAPPING LAYER
76
Patent #:
Issue Dt:
07/14/2009
Application #:
11467712
Filing Dt:
08/28/2006
Publication #:
Pub Dt:
02/28/2008
Title:
EMBEDDED INTERCONNECTS, AND METHODS FOR FORMING SAME
77
Patent #:
NONE
Issue Dt:
Application #:
11467721
Filing Dt:
08/28/2006
Publication #:
Pub Dt:
02/28/2008
Title:
SEMICONDUCTOR STRUCTURE INCLUDING MULTIPLE STRESSED LAYERS
78
Patent #:
Issue Dt:
04/19/2011
Application #:
11467862
Filing Dt:
08/28/2006
Publication #:
Pub Dt:
02/28/2008
Title:
METHOD OF STEP-AND-FLASH IMPRINT LITHOGRAPHY
79
Patent #:
Issue Dt:
08/19/2008
Application #:
11468030
Filing Dt:
08/29/2006
Publication #:
Pub Dt:
12/28/2006
Title:
YIELD IMPROVEMENT IN SILICON-GERMANIUM EPITAXIAL GROWTH
80
Patent #:
Issue Dt:
10/19/2010
Application #:
11468068
Filing Dt:
08/29/2006
Publication #:
Pub Dt:
03/06/2008
Title:
DEVICE STRUCTURES INCLUDING BACKSIDE CONTACTS, AND METHODS FOR FORMING SAME
81
Patent #:
Issue Dt:
11/04/2008
Application #:
11468078
Filing Dt:
08/29/2006
Publication #:
Pub Dt:
03/06/2008
Title:
METHOD, SYSTEM, AND PROGRAM PRODUCT FOR AUTOMATED VERIFICATION OF GATING LOGIC USING FORMAL VERIFICATION
82
Patent #:
Issue Dt:
03/22/2011
Application #:
11468089
Filing Dt:
08/29/2006
Publication #:
Pub Dt:
03/06/2008
Title:
FLUIDIC TEST APPARATUS AND METHOD
83
Patent #:
Issue Dt:
03/31/2009
Application #:
11468102
Filing Dt:
08/29/2006
Publication #:
Pub Dt:
03/06/2008
Title:
BRIDGE FOR SEMICONDUCTOR INTERNAL NODE
84
Patent #:
Issue Dt:
12/09/2008
Application #:
11468402
Filing Dt:
08/30/2006
Publication #:
Pub Dt:
03/06/2008
Title:
METHOD AND STRUCTURE FOR IMPROVING DEVICE PERFORMANCE VARIATION IN DUAL STRESS LINER TECHNOLOGY
85
Patent #:
Issue Dt:
06/17/2014
Application #:
11468403
Filing Dt:
08/30/2006
Publication #:
Pub Dt:
05/29/2008
Title:
SEMICONDUCTOR STRUCTURE HAVING UNDERCUT-GATE-OXIDE GATE STACK ENCLOSED BY PROTECTIVE BARRIER MATERIAL
86
Patent #:
Issue Dt:
07/01/2008
Application #:
11468512
Filing Dt:
08/30/2006
Publication #:
Pub Dt:
03/06/2008
Title:
DEMULTIPLEXERS USING TRANSISTORS FOR ACCESSING MEMORY CELL ARRAYS
87
Patent #:
NONE
Issue Dt:
Application #:
11468543
Filing Dt:
08/30/2006
Publication #:
Pub Dt:
12/28/2006
Title:
STRUCTURE AND METHOD FOR COLLAR SELF-ALIGNED TO BURIED PLATE
88
Patent #:
Issue Dt:
08/05/2008
Application #:
11468938
Filing Dt:
08/31/2006
Publication #:
Pub Dt:
01/18/2007
Title:
DEVICE FOR PROBE CARD POWER BUS VOLTAGE DROP REDUCTION
89
Patent #:
Issue Dt:
03/09/2010
Application #:
11468958
Filing Dt:
08/31/2006
Publication #:
Pub Dt:
03/06/2008
Title:
SEMICONDUCTOR STRUCTURE WITH ENHANCED PERFORMANCE USING A SIMPLIFIED DUAL STRESS LINER CONFIGURATION
90
Patent #:
Issue Dt:
10/21/2008
Application #:
11469039
Filing Dt:
08/31/2006
Publication #:
Pub Dt:
04/12/2007
Title:
SOI DEVICE WITH DIFFERENT CRYSTALLOGRAPHIC ORIENTATIONS
91
Patent #:
Issue Dt:
07/22/2008
Application #:
11469423
Filing Dt:
08/31/2006
Publication #:
Pub Dt:
04/05/2007
Title:
PHASE LOCKED LOOP AND METHOD FOR ADJUSTING THE FREQUENCY AND PHASE IN THE PHASE LOCKED LOOP
92
Patent #:
Issue Dt:
02/01/2011
Application #:
11469578
Filing Dt:
09/01/2006
Publication #:
Pub Dt:
03/20/2008
Title:
STATIC PULSED BUS CIRCUIT AND METHOD HAVING DYNAMIC POWER SUPPLY RAIL SELECTION
93
Patent #:
Issue Dt:
10/21/2008
Application #:
11469582
Filing Dt:
09/01/2006
Publication #:
Pub Dt:
01/04/2007
Title:
TUNABLE SEMICONDUCTOR DIODES
94
Patent #:
Issue Dt:
08/26/2008
Application #:
11469940
Filing Dt:
09/05/2006
Publication #:
Pub Dt:
03/06/2008
Title:
TEST STRUCTURE AND METHOD FOR DETECTING VIA CONTACT SHORTING IN SHALLOW TRENCH ISOLATION REGIONS
95
Patent #:
Issue Dt:
08/05/2008
Application #:
11470349
Filing Dt:
09/06/2006
Publication #:
Pub Dt:
03/06/2008
Title:
LOW RESISTANCE CONTACT STRUCTURE AND FABRICATION THEREOF
96
Patent #:
Issue Dt:
10/28/2008
Application #:
11470434
Filing Dt:
09/06/2006
Publication #:
Pub Dt:
05/29/2008
Title:
IC CHIP PACKAGE HAVING FORCE-ADJUSTABLE MEMBER BETWEEN STIFFENER AND PRINTED CIRCUIT BOARD
97
Patent #:
Issue Dt:
08/18/2009
Application #:
11470809
Filing Dt:
09/07/2006
Publication #:
Pub Dt:
03/13/2008
Title:
DEEP TRENCH CAPACITOR THROUGH SOI SUBSTRATE AND METHODS OF FORMING
98
Patent #:
Issue Dt:
09/29/2009
Application #:
11470819
Filing Dt:
09/07/2006
Publication #:
Pub Dt:
03/13/2008
Title:
CMOS DEVICES INCORPORATING HYBRID ORIENTATION TECHNOLOGY (HOT) WITH EMBEDDED CONNECTORS
99
Patent #:
Issue Dt:
05/11/2010
Application #:
11471819
Filing Dt:
06/21/2006
Publication #:
Pub Dt:
12/27/2007
Title:
METHOD FOR CONTROLLING OPERATION OF MICROPROCESSOR WHICH PERFORMS DUTY CYCLE CORRECTION PROCESS
100
Patent #:
NONE
Issue Dt:
Application #:
11472726
Filing Dt:
06/22/2006
Publication #:
Pub Dt:
12/27/2007
Title:
Electronic structures utilizing etch resistant boron and phosphorus materials and methods to form same
Assignor
1
Exec Dt:
06/29/2015
Assignee
1
2070 ROUTE 52
HOPEWELL JUNCTION, NEW YORK 12533
Correspondence name and address
HESLIN ROTHENBERG FARLEY & MESITI P.C.
5 COLUMBIA CIRCLE
ALBANY, NY 12203

Search Results as of: 05/28/2024 12:54 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT