|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10443972
|
Filing Dt:
|
05/22/2003
|
Title:
|
MIXED-MODE SIGNAL PROCESSOR ARCHITECTURE AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10446341
|
Filing Dt:
|
05/27/2003
|
Title:
|
MANAGEMENT OF MEMORY, HARDWARE AND ASSOCIATED DEVICE DRIVERS USING STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10449218
|
Filing Dt:
|
05/30/2003
|
Title:
|
METHOD FOR CHECKING THE QUALITY OF SERVO GRAY CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10455668
|
Filing Dt:
|
06/05/2003
|
Title:
|
ANALOG SWITCHING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10457249
|
Filing Dt:
|
06/06/2003
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
FLOATING-GATE MEMORY CELL HAVING TRENCH STRUCTURE WITH BALLASTIC-CHARGE INJECTOR AND ARRAY OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
10458049
|
Filing Dt:
|
06/09/2003
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10459731
|
Filing Dt:
|
06/11/2003
|
Title:
|
NESTED TRANSIMPEDANCE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
10459798
|
Filing Dt:
|
06/12/2003
|
Title:
|
Adaptive multiple FIFO scheme
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
10460120
|
Filing Dt:
|
06/12/2003
|
Title:
|
METHOD AND APPARATUS FOR EQUALIZING THE DIGITAL PERFORMANCE OF MULTIPLE ADCS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10460825
|
Filing Dt:
|
06/12/2003
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
OUTPUT REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10464278
|
Filing Dt:
|
06/17/2003
|
Title:
|
CIRCUIT, ARCHITECTURE AND METHOD FOR TRACKING LOOP BANDWIDTH IN A FREQUENCY SYNTHESIZER HAVING A WIDE FREQUENCY RANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
10589133
|
Filing Dt:
|
08/11/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
ANALOGUE SELF-CALIBRATION METHOD AND APPARATUS FOR LOW NOISE, FAST AND WIDE-LOCKING RANGE PHASE LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
10600419
|
Filing Dt:
|
06/20/2003
|
Title:
|
AVERAGING SIGNALS TO IMPROVE SIGNAL INTERPRETATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
10601235
|
Filing Dt:
|
06/20/2003
|
Title:
|
LOW OVERHEAD CODING WITH ARBITRARY CONTROL SYMBOL PLACEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10602509
|
Filing Dt:
|
06/24/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
DYNAMIC TLB LOCKING BASED ON PAGE USAGE METRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10603417
|
Filing Dt:
|
06/24/2003
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR EQUALIZATION AND CROSSTALK MITIGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10603498
|
Filing Dt:
|
06/24/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR PRECODE CROSSTALK MITIGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10603860
|
Filing Dt:
|
06/26/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10604025
|
Filing Dt:
|
06/23/2003
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
Title:
|
DATA TRANSCEIVER AND METHOD FOR EQUALIZING THE DATA EYE OF A DIFFERENTIAL INPUT DATA SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10604095
|
Filing Dt:
|
06/26/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONTROL PARAMETER RE-CENTERING IN A CONTROLLED PHASE LOCK LOOP SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10604186
|
Filing Dt:
|
06/30/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
ADAPTIVE INTEGRATED CIRCUIT BASED ON TRANSISTOR CURRENT MEASUREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10604277
|
Filing Dt:
|
07/08/2003
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
NESTED VOLTAGE ISLAND ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10604419
|
Filing Dt:
|
07/18/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR MEASURING A HIGH SPEED SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10604799
|
Filing Dt:
|
08/18/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
APPARATUS AND METHOD FOR DETECTING LOSS OF HIGH-SPEED SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10612291
|
Filing Dt:
|
06/30/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR HIGH-SPEED COMMUNICATIONS BETWEEN AN APPLICATION PROCESSOR AND COPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
10614084
|
Filing Dt:
|
07/08/2003
|
Title:
|
CONTROLLABLE INTEGRATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10619278
|
Filing Dt:
|
07/14/2003
|
Title:
|
APPARATUS FOR CLOCK DATA RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10619648
|
Filing Dt:
|
07/14/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
RAID 3 + 3
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10619649
|
Filing Dt:
|
07/14/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
AUTONOMIC PARITY EXCHANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10619858
|
Filing Dt:
|
07/15/2003
|
Title:
|
COMPENSATION FOR LOW DROP OUT VOLTAGE REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10619954
|
Filing Dt:
|
07/15/2003
|
Title:
|
SYSTEM AND METHOD FOR PADDING DATA BLOCKS AND/OR REMOVING PADDING FROM DATA BLOCKS IN STROAGE CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
10620024
|
Filing Dt:
|
07/14/2003
|
Title:
|
DATA RATE ADAPTATION IN MULTIPLE-IN-MULTIPLE-OUT SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
10620470
|
Filing Dt:
|
07/15/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
POWER SUPPLY DELIVERY FOR LEAKAGE SUPPRESSION MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10621058
|
Filing Dt:
|
07/15/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
LOW LOSS DC/DC CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10621128
|
Filing Dt:
|
07/16/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
POWER INDUCTOR WITH REDUCED DC CURRENT SATURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
10621297
|
Filing Dt:
|
07/17/2003
|
Title:
|
FIBRE CHANNEL SERDES WITH ELASTIC TRANSMITTER FIFO
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10621755
|
Filing Dt:
|
07/16/2003
|
Title:
|
OPTIMAL ONE-SHOT PHASE AND FREQUENCY ESTIMATION FOR TIMING ACQUISITION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
10623031
|
Filing Dt:
|
07/17/2003
|
Title:
|
METHODS, ALGORITHMS, SOFTWARE, ARCHITECTURES, SYSTEMS AND CIRCUITRY FOR ADAPTIVE FILTERING AND/OR MINIMIZING A SEQUENCE DETECTOR ERROR RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10625635
|
Filing Dt:
|
07/23/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
WAFER INTEGRATED RIGID SUPPORT RING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
10625971
|
Filing Dt:
|
07/23/2003
|
Publication #:
|
|
Pub Dt:
|
01/27/2005
| | | | |
Title:
|
IMAGE ENHANCEMENT EMPLOYING PARTIAL TEMPLATE MATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10627269
|
Filing Dt:
|
07/25/2003
|
Title:
|
MEMORY MAPPED REGISTER FILE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10629164
|
Filing Dt:
|
07/28/2003
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
DISK SYNCHRONOUS WRITE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10630506
|
Filing Dt:
|
07/29/2003
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
DEVICE AND METHOD FOR DIGITIZING A SERIALIZED SCANNER OUTPUT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
10634218
|
Filing Dt:
|
08/04/2003
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
ARCHITECTURES, CIRCUITS, SYSTEMS AND METHODS FOR REDUCING LATENCY IN DATA COMMUNICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10639796
|
Filing Dt:
|
08/12/2003
|
Title:
|
METHODS AND APPARATUS FOR IMPROVING MINIMUM HAMMING WEIGHTS OF A SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10644166
|
Filing Dt:
|
08/20/2003
|
Title:
|
DEMODULATION COMPENSATION FOR SPIRAL SERVO TRACKS IN HARD DISK DRIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
10646601
|
Filing Dt:
|
08/21/2003
|
Title:
|
MULTI-SPEED SERIAL INTERFACE FOR MEDIA ACCESS CONTROL AND PHYSICAL LAYER DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10648632
|
Filing Dt:
|
08/25/2003
|
Title:
|
PROGRAMMABLE GAIN VOLTAGE BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10649187
|
Filing Dt:
|
08/26/2003
|
Title:
|
ALIGNING IP PAYLOADS ON MEMORY BOUNDARIES FOR IMPROVED PERFORMANCE AT A SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
10650160
|
Filing Dt:
|
08/27/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
IMAGE FORMING APPARATUS FOR IDENTIFYING UNDESIRABLE TONER PLACEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10651874
|
Filing Dt:
|
08/29/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
PARTIAL GOOD INTEGRATED CIRCUIT AND METHOD OF TESTING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10654544
|
Filing Dt:
|
09/02/2003
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR GENERATING BUS REQUESTS IN ADVANCE BASED ON SPECULATION STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
10655418
|
Filing Dt:
|
09/03/2003
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
EFFICIENT PRINTER CONTROL ELECTRONICS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
10656001
|
Filing Dt:
|
09/05/2003
|
Title:
|
SPATIAL MULTIPLEXING WITH ANTENNA AND CONSTELLATION SELECTION FOR CORRELATED MIMO FADING CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
10657672
|
Filing Dt:
|
09/04/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
DYNAMIC MULTIPHASE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
10658666
|
Filing Dt:
|
09/09/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
METHODS AND APPARATUS FOR BREAKING AND RESYNCHRONIZING A DATA LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10661050
|
Filing Dt:
|
09/11/2003
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
PROGRAMMABLE LOW-POWER HIGH-FREQUENCY DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
10665252
|
Filing Dt:
|
09/19/2003
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
WIRELESS LOCAL AREA NETWORK AD-HOC MODE FOR REDUCING POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
10666892
|
Filing Dt:
|
09/17/2003
|
Title:
|
MEMORY MAPPED REGISTER FILE AND METHOD FOR ACCESSING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
10669783
|
Filing Dt:
|
09/23/2003
|
Title:
|
NETWORK SWITCH WITH QUALITY OF SERVICE FLOW CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
10670022
|
Filing Dt:
|
09/23/2003
|
Title:
|
NETWORK SWITCH HAVING VIRTUAL INPUT QUEUES FOR FLOW CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
10670823
|
Filing Dt:
|
09/25/2003
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
Title:
|
MANAGING A PLURALITY OF PROCESSORS AS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10671030
|
Filing Dt:
|
09/24/2003
|
Title:
|
DETECTING FLY HEIGHT OF A HEAD OVER A STORAGE MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10672086
|
Filing Dt:
|
09/26/2003
|
Title:
|
MARKING UNRELIABLE SYMBOLS IN A HARD DISK DRIVE READ BACK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10672774
|
Filing Dt:
|
09/26/2003
|
Title:
|
DATA PROCESSING SYSTEM WITH BYPASS REORDER BUFFER HAVING NON -BYPASSABLE LOCATIONS AND COMBINED LOAD/STORE ARITHMETIC LOGIC UNIT AND PROCESSING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10673263
|
Filing Dt:
|
09/30/2003
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING TRUE OUTPUT POWER OF A TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
10679030
|
Filing Dt:
|
10/03/2003
|
Title:
|
ARCHITECTURE FOR A DATA STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
10680018
|
Filing Dt:
|
10/06/2003
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
Title:
|
METHOD OF PRE-PROCESSING DATA ON A HOST MACHINE FOR A HOST-BASED PRINT SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10680679
|
Filing Dt:
|
10/07/2003
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR USING STATISTICAL SIGNATURES FOR TESTING HIGH-SPEED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
10686151
|
Filing Dt:
|
10/15/2003
|
Title:
|
SYSTEM AND METHOD FOR USING TAP CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10688005
|
Filing Dt:
|
10/16/2003
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR INCREASING THE LINEARITY AND BANDWIDTH OF AN AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
10689321
|
Filing Dt:
|
10/20/2003
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
INDEPENDENT VIDEO HARDWARE BLOCKS TO SUPPORT LASER PRINTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
10690022
|
Filing Dt:
|
10/20/2003
|
Title:
|
APPARATUS AND METHOD FOR TELEPHONE, INTERCOM, AND CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
10692644
|
Filing Dt:
|
10/24/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
APPARATUS, METHOD, AND COMPUTER PROGRAM FOR SPRINKLER CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
10693566
|
Filing Dt:
|
10/23/2003
|
Title:
|
MIMO-OFDM PREAMBLE FOR CHANNEL ESTIMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
10693787
|
Filing Dt:
|
10/24/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
VOLTAGE REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10694306
|
Filing Dt:
|
10/27/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
ULTRA LOW INDUCTANCE MULTI LAYER CERAMIC CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10695531
|
Filing Dt:
|
10/28/2003
|
Title:
|
METHOD AND APPARATUS FOR DC-LEVEL CONSTRAINED CODING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10696811
|
Filing Dt:
|
10/30/2003
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
FIXED FREQUENCY CLOCK OUTPUT HAVING A VARIABLE HIGH FREQUENCY INPUT CLOCK AND AN UNRELATED FIXED FREQUENCY REFERENCE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
10697853
|
Filing Dt:
|
10/30/2003
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
UNIFIED MMSE EQUALIZATION AND MULTI-USER DETECTION APPROACH FOR USE IN A CDMA SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
10701271
|
Filing Dt:
|
11/04/2003
|
Title:
|
METHODS OF SUPPORTING HOST CRC IN DATA STORAGE SYSTEMS WITHOUT RLL CODING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10701491
|
Filing Dt:
|
11/05/2003
|
Title:
|
ASYMMETRIC COMPENSATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
10701626
|
Filing Dt:
|
11/06/2003
|
Title:
|
TRANSCEIVER SYSTEM INCLUDING DUAL LOW-NOISE AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10701661
|
Filing Dt:
|
11/05/2003
|
Title:
|
REDUCING NUMBER OF CONSECUTIVE ONES IN DATA-DEPENDENT SCRAMBLER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
10702744
|
Filing Dt:
|
11/05/2003
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
MULTIPORT MEMORY ARCHITECTURE, DEVICES AND SYSTEMS INCLUDING THE SAME, AND METHODS OF USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
10703034
|
Filing Dt:
|
11/05/2003
|
Title:
|
APPARATUS, METHOD, AND COMPUTER PROGRAM FOR AN ALARM SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10703135
|
Filing Dt:
|
11/06/2003
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
CLASS D AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
10707053
|
Filing Dt:
|
11/18/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
MEMORY DEVICE WITH PROGRAMMABLE RECEIVERS TO IMPROVE PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10707121
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
VARIATION OF EFFECTIVE FILTER CAPACITANCE IN PHASE LOCK LOOP CIRCUIT LOOP FILTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10707963
|
Filing Dt:
|
01/28/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
FUSE LATCH WITH COMPENSATED PROGRAMMABLE RESISTIVE TRIP POINT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10708233
|
Filing Dt:
|
02/18/2004
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
DYNAMIC THRESHOLD FOR VCO CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10708317
|
Filing Dt:
|
02/24/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10708667
|
Filing Dt:
|
03/18/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL ON SILICON-ON INSULATOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10709362
|
Filing Dt:
|
04/29/2004
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
SYSTEM AND METHOD OF ANALYZING TIMING EFFECTS OF SPATIAL DISTRIBUTION IN CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
10709754
|
Filing Dt:
|
05/26/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
A SYSTEM AND METHOD OF PROVIDING ERROR DETECTION AND CORRECTION CAPABILITY IN AN INTEGRATED CIRCUIT USING REDUNDANT LOGIC CELLS OF AN EMBEDDED FPGA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10709804
|
Filing Dt:
|
05/28/2004
|
Title:
|
PROGRAMMABLE FREQUENCY DIVIDER WITH SYMMETRICAL OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
10710113
|
Filing Dt:
|
06/18/2004
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
PHYSICAL DESIGN CHARACTERIZATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10710453
|
Filing Dt:
|
07/13/2004
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
LOW LEAKAGE MONOTONIC CMOS LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10710681
|
Filing Dt:
|
07/28/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
CLOCK DITHERING SYSTEM AND METHOD DURING FREQUENCY SCALING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10710745
|
Filing Dt:
|
07/30/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONTROLLING COMMON-MODE OUTPUT VOLTAGE IN FULLY DIFFERENTIAL AMPLIFIERS
|
|