|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09894638
|
Filing Dt:
|
06/27/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
CACHE ARCHITECTURE WITH REDUNDANT SUB ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09894755
|
Filing Dt:
|
08/03/2000
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
SUCCESSIVE TEMPLATE GENERATION USING MINIMAL RANDOM ACCESS MEMORY BANDWIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09894935
|
Filing Dt:
|
06/28/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
METHOD AND STENCIL FOR EXTRUDING MATERIAL ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09895662
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
METHOD OF PRESSURE CURING FOR REDUCING VOIDS IN A DIE ATTACH BONDLINE AND APPLICATIONS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
09895738
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
METHOD AND APPARATUS TO IMPROVE THE PROTECTION OF INFORMATION PRESENTED BY A COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09896008
|
Filing Dt:
|
06/30/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
ADHESIVE MATERIAL FOR PROGRAMMABLE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
09896093
|
Filing Dt:
|
06/28/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
AGGLOMERATION CONTROL USING EARLY TRANSITION METAL ALLOYS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
09896530
|
Filing Dt:
|
06/30/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
BARRIER MATERIAL ENCAPSULATION OF PROGRAMMABLE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
09896531
|
Filing Dt:
|
06/30/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
REDUCED AREA INTERSECTION BETWEEN ELECTRODE AND PROGRAMMING ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09896773
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
METHODS OF FORMING AN ELECTRICAL CONTACT TO SEMICONDUCTIVE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
09896877
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
Title:
|
METHODS OF FORMING ELECTRICAL CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09896946
|
Filing Dt:
|
07/02/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
SELECTIVE ADJUSTMENT OF VOLTAGE CONTROLLED OSCILLATOR GAIN IN A PHASE-LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09897360
|
Filing Dt:
|
07/02/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
Device and method for margin testing a semiconductor memory by applying a stressing voltage simultaneously to complementary and true digit lines
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09897997
|
Filing Dt:
|
07/05/2001
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF OUTPUTTING AND INPUTTING DATA AT HIGH SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09898345
|
Filing Dt:
|
07/03/2001
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
LEADFRAME ALTERATION TO DIRECT COMPOUND FLOW INTO PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09898512
|
Filing Dt:
|
07/03/2001
|
Publication #:
|
|
Pub Dt:
|
04/11/2002
| | | | |
Title:
|
APPARATUS FOR ON-BOARD PROGRAMMING OF SERIAL EEPROMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09898688
|
Filing Dt:
|
07/03/2001
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
Title:
|
CURRENT MODE SIGNAL INTERCONNECTS AND CMOS AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09898711
|
Filing Dt:
|
07/03/2001
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
Title:
|
CURRENT MODE SIGNAL INTERCONNECTS AND CMOS AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09898744
|
Filing Dt:
|
07/03/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
NON-VOLATILE MEMORY MATRIX ARCHITECTURE WITH VERTICAL INSULATION STRIPS BETWEEN ADJACENT MEMORY BLOCKS.
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09898859
|
Filing Dt:
|
07/03/2001
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
Title:
|
ENDPOINT STABILIZATION FOR POLISHING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09898950
|
Filing Dt:
|
07/03/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
METHOD FOR FORMING A BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09899373
|
Filing Dt:
|
07/02/2001
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
Title:
|
METHOD OF MAKING A VOID-FREE ALUMINUM FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09899897
|
Filing Dt:
|
07/05/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
APPARATUS AND METHODS FOR SUBSTANTIAL PLANARIZATION OF SOLDER BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09900301
|
Filing Dt:
|
07/05/2001
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
Apparatus and methods for substantial planarization of solder bumps
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09900330
|
Filing Dt:
|
07/05/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
APPARATUS AND METHODS FOR SUBSTANTIAL PLANARIZATION OF SOLDER BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09900341
|
Filing Dt:
|
07/05/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
METHOD FOR FORMING MEMORY ARRAY HAVING A DIGIT LINE BURIED IN AN ISOLATION REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09900501
|
Filing Dt:
|
07/06/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
PROCESS FOR MANUFACTURING A NON-VOLATILE MEMORY CELL WITH A FLOATING GATE REGION AUTOALIGNED TO THE ISOLATION AND WITH A HIGH COUPLING COEFFICIENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09901761
|
Filing Dt:
|
07/09/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
SEMICONDUCTOR FUSES, METHODS OF USING THE SAME, METHODS OF MAKING THE SAME, AND SEMICONDUCTOR DEVICES CONTAINING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
09901806
|
Filing Dt:
|
07/10/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
DYNAMIC ARRAYS AND OVERLAYS WITH BOUNDS POLICIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
09901811
|
Filing Dt:
|
07/10/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
CACHING OF DYNAMIC ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09901834
|
Filing Dt:
|
07/10/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
A CIRCUIT AND METHOD TO CONTROL OPERATIONS OF ANOTHER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
09901837
|
Filing Dt:
|
07/10/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
LOW TEMPERATURE REFLOW METHOD FOR FILLING HIGH ASPECT RATIO CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09903150
|
Filing Dt:
|
07/11/2001
|
Title:
|
METHOD OF MAKING A CAPACITOR WITH OXYGENATED METAL ELECTRODES AND HIGH DIELECTRIC CONSTANT MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09903181
|
Filing Dt:
|
07/11/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
ARCHITECTURE FOR A SEMICONDUCTOR MEMORY DEVICE FOR MINIMIZING INTERFERENCE AND CROSS-COUPLING BETWEEN CONTROL SIGNAL LINES AND POWER LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
09903227
|
Filing Dt:
|
07/11/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
DELAY LOCKED LOOP "ACTIVE COMMAND" REACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09903318
|
Filing Dt:
|
07/11/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
DIE PADDLE CLAMPING FOR WIRE BOND ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09903623
|
Filing Dt:
|
07/13/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
LOW VOLTAGE HIGH PERFORMANCE SEMICONDUCTOR DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09903624
|
Filing Dt:
|
07/13/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
EMBEDDED DRAM CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09903994
|
Filing Dt:
|
07/11/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCED FLASH ENCAPSULATION OF MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09904233
|
Filing Dt:
|
07/12/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
DUAL BIT LINE DRIVER FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
09904268
|
Filing Dt:
|
07/12/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
PROVIDING OPTICAL ELEMENTS OVER EMISSIVE DISPLAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09904632
|
Filing Dt:
|
07/13/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR EFFICIENT BUS ARBITRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09905055
|
Filing Dt:
|
07/12/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH LAYOUT MATCHED HIGH SPEED LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09905163
|
Filing Dt:
|
07/12/2001
|
Title:
|
CIRCUIT DEVICE FOR PERFORMING HIERARCHIC ROW DECODING IN NON-VOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
09905241
|
Filing Dt:
|
07/12/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
METHODS OF DIE ATTACHMENT FOR BOC AND F/C SURFACE MOUNT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
09905286
|
Filing Dt:
|
07/13/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
CHEMICAL VAPOR DEPOSITION METHODS OF FORMING BARIUM STRONTIUM TITANATE COMPRISING DIELECTRIC LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09906284
|
Filing Dt:
|
07/16/2001
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING STACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09906294
|
Filing Dt:
|
07/16/2001
|
Title:
|
SYSTEM FOR TESTING SEMICONDUCTOR WAFERS HAVING INTERCONNECT WITH PRESSURE SENSING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09906324
|
Filing Dt:
|
07/16/2001
|
Title:
|
METHOD FOR ATTACHING SEMICONDUCTOR COMPONENTS TO A SUBSTRATE USING LOCAL UV CURING OF DICING TAPE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
09906342
|
Filing Dt:
|
07/16/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
REPAIRABLE TILED DISPLAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09906464
|
Filing Dt:
|
07/16/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
LOW RESISTIVITY TITANIUM SILICIDE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09907296
|
Filing Dt:
|
07/16/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
MATERIAL REMOVAL METHOD FOR FORMING A STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09907835
|
Filing Dt:
|
07/17/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
Apparatus and methods for substantial planarization of solder bumps
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09908117
|
Filing Dt:
|
07/17/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
DAM STRUCTURE FOR CENTER-BONDED CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
09908212
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
METHODS OF FABRICATING FULL-WAFER SILICON PROBE CARDS FOR BURN-IN AND TESTING OF SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09908767
|
Filing Dt:
|
07/18/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
METHODS FOR FORMING DIELECTRIC MATERIALS AND METHODS FOR FORMING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09908986
|
Filing Dt:
|
07/18/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
METHOD AND A CIRCUIT STRUCTURE FOR MODIFYING THE THRESHOLD VOLTAGES OF NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
09909181
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
METHOD OF USING FOAMED INSULATORS IN THREE DIMENSIONAL MULTICHIP STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09909467
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH A CHARGE PUMP WITH REGULATED VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09909943
|
Filing Dt:
|
07/23/2001
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
Title:
|
SEMICONDUCTOR ASSEMBLY WITHOUT ADHESIVE FILLETS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09910168
|
Filing Dt:
|
07/20/2001
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR STABILIZING HIGH PRESSURE OXIDATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09910312
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
APPARATUS AND METHODS FOR SUBSTANTIAL PLANARIZATION OF SOLDER BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09910320
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
APPARATUS AND METHODS FOR SUBSTANTIAL PLANARIZATION OF SOLDER BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09910340
|
Filing Dt:
|
07/20/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
METHODS OF FORMING MATERIALS WITHIN OPENINGS, AND METHODS OF FORMING ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09910651
|
Filing Dt:
|
07/20/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
METHOD OF REDUCING CARBON INCORPORATION INTO FILMS PRODUCED BY CHEMICAL VAPOR DEPOSITION INVOLVING ORGANIC PRECURSOR COMPOUNDS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
09910914
|
Filing Dt:
|
07/24/2001
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
COPPER TECHNOLOGY FOR ULSI METALLIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
09911633
|
Filing Dt:
|
07/23/2001
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
IMAGE RESIZING USING SHORT ASYMMETRIC FIR FILTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09911687
|
Filing Dt:
|
07/24/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
CIRCUIT AND METHOD FOR TESTING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09911688
|
Filing Dt:
|
07/24/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
METHOD FOR FORMING GATE SEGMENTS FOR AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
09911757
|
Filing Dt:
|
07/23/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
SUPPRESSION OF RINGING ARTIFACTS DURING IMAGE RESIZING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09911897
|
Filing Dt:
|
07/23/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
SELF CLEANING COMPUTER POINTER OR MOUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09912151
|
Filing Dt:
|
07/24/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
LOCALIZED MASKING FOR SEMICONDUCTOR STRUCTURE DEVELOPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09912153
|
Filing Dt:
|
07/23/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
STRUCTURAL INTEGRITY ENHANCEMENT OF DIELECTRIC FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09912243
|
Filing Dt:
|
07/24/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
METHOD FOR OPERATING AN ERGONOMIC KEYBOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09912245
|
Filing Dt:
|
07/23/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
6F2 DRAM ARRAY WITH APPARATUS FOR STRESS TESTING AN ISOLATION GATE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09912631
|
Filing Dt:
|
07/23/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
MEMS HEAT PUMPS FOR INTEGRATED CIRCUIT HEAT DISSIPATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09912638
|
Filing Dt:
|
07/24/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE COMPRISING CAPACITOR ELEMENT AND CORRESPONDING MANUFACTURING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
09915657
|
Filing Dt:
|
07/25/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
METHODS AND APPARATUSES FOR PLANARIZING MICROELECTRONIC SUBSTRATE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
09915658
|
Filing Dt:
|
07/25/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
METHODS AND APPARATUSES FOR PLANARIZING MICROELECTRONIC SUBSTRATE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
09916164
|
Filing Dt:
|
07/25/2001
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
Title:
|
METHODS AND APPARATUSES FOR PLANARIZING MICROELECTRONIC SUBSTRATE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
09916188
|
Filing Dt:
|
07/26/2001
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
INTERPOSER WITH A LATERAL RECESS IN A SLOT TO FACILITATE CONNECTION OF INTERMEDIATE CONDUCTIVE ELEMENTS TO BOND PADS OF A SEMICONDUCTOR DIE WITH WHICH THE INTERPOSER IS ASSEMBLED
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09916197
|
Filing Dt:
|
07/27/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
METHOD FOR ENCAPSULATING INTERMEDIATE CONDUCTIVE ELEMENTS CONNECTING A SEMICONDUCTOR DIE TO A SUBSTRATE AND SEMICONDUCTOR DEVICES SO PACKAGED
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09916563
|
Filing Dt:
|
07/26/2001
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
STRUCTURE AND METHOD FOR TRANSVERSE FIELD ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09916621
|
Filing Dt:
|
07/27/2001
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
METHOD OF FORMING A TEST INSERT FOR INTERFACING A DEVICE CONTAINING CONTACT BUMPS WITH A TEST SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
09916734
|
Filing Dt:
|
07/26/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
ETCHING METHODS AND APPARATUS AND SUBSTRATE ASSEMBLIES PRODUCED THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09916884
|
Filing Dt:
|
07/27/2001
|
Title:
|
KEEPERS FOR MRAM ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09917130
|
Filing Dt:
|
07/27/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
UTILIZATION OF DIE ACTIVE SURFACES FOR LATERALLY EXTENDING DIE INTERNAL AND EXTERNAL CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
09917320
|
Filing Dt:
|
07/27/2001
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
DYNAMIC LOCAL DRIVE AND PRINTER SHARING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09917613
|
Filing Dt:
|
07/26/2001
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
Title:
|
CONDUCTION LINE DECOUPLING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09917970
|
Filing Dt:
|
07/30/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
CONTACT STRUCTURE HAVING A DIFFUSION BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09918064
|
Filing Dt:
|
07/30/2001
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
Title:
|
SUBRESOLUTION GRATING FOR ATTENUATED PHASE SHIFTING MASK FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09918738
|
Filing Dt:
|
07/31/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
VOLTAGE DIFFERENTIAL SENSING CIRCUIT AND METHODS OF USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09918919
|
Filing Dt:
|
07/31/2001
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
TITANIUM BORONITRIDE LAYER FOR HIGH ASPECT RATIO SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09919267
|
Filing Dt:
|
07/30/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
APPARATUS AND METHODS FOR SUBSTANTIAL PLANARIZATION OF SOLDER BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09919313
|
Filing Dt:
|
07/31/2001
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
MULTIPLE STEP METHODS FOR FORMING CONFORMAL LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09919341
|
Filing Dt:
|
07/30/2001
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
Title:
|
NONVOLATILE MEMORY CELL WITH HIGH PROGRAMMING EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09919789
|
Filing Dt:
|
07/31/2001
|
Publication #:
|
|
Pub Dt:
|
04/11/2002
| | | | |
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY CAPABLE OF SELECTIVELY ERASING A PLURALITY OF ELEMENTAL MEMORY UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09920214
|
Filing Dt:
|
08/01/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
FLASH MEMORY CELL FOR HIGH EFFICIENCY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09920253
|
Filing Dt:
|
08/01/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
METHOD FOR ENCASING PLASTIC ARRAY PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09920255
|
Filing Dt:
|
08/01/2001
|
Title:
|
METHODS FOR STRESS REDUCTION FEATURE FOR LOC LEAD FRAME
|
|