|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09921515
|
Filing Dt:
|
08/01/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
METHOD OF FORMING A CAPACITOR AND AN ELECTRICAL CONNECTION THERETO
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
09921518
|
Filing Dt:
|
08/01/2001
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
METHOD OF FORMING INTEGRATED CIRCUITRY, METHOD OF FORMING MEMORY CIRCUITRY, AND METHOD OF FORMING RANDOM ACCESS MEMORY CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09921535
|
Filing Dt:
|
08/03/2001
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
Title:
|
PLASTIC LEAD FRAMES FOR SEMICONDUCTOR DEVICES, PACKAGES INCLUDING SAME, AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09921539
|
Filing Dt:
|
08/03/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
USE OF LINEAR INJECTORS TO DEPOSIT UNIFORM SELECTIVE OZONE TEOS OXIDE FILM BY PULSING REACTANTS ON AND OFF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09921621
|
Filing Dt:
|
08/03/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
UTILIZE ULTRASONIC ENERGY TO REDUCE THE INITIAL CONTACT FORCES IN KNOWN-GOOD-DIE OR PERMANENT CONTACT SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09921622
|
Filing Dt:
|
08/03/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
UTILIZE ULTRASONIC ENERGY TO REDUCE THE INITIAL CONTACT FORCES IN KNOWN-GOOD-DIE OR PERMANENT CONTACT SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09921838
|
Filing Dt:
|
08/02/2001
|
Title:
|
SEMICONDUCTOR MEMORY ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09921853
|
Filing Dt:
|
08/02/2001
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
METHOD FOR READING A STRUCTURAL PHASE-CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09921861
|
Filing Dt:
|
08/02/2001
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
Title:
|
CONSTRUCTIONS COMPRISING INSULATIVE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09922027
|
Filing Dt:
|
08/03/2001
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
DIGITAL LOGIC DEVICES WITH EXTREMELY SKEWED TRIP POINTS AND RESET CIRCUITRY FOR RAPIDLY PROPAGATING SIGNAL EDGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09922043
|
Filing Dt:
|
08/02/2001
|
Title:
|
SECTOR PROTECTION CIRCUIT AND METHOD FOR FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09922044
|
Filing Dt:
|
08/02/2001
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
DUAL BANK FLASH MEMORY DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09922068
|
Filing Dt:
|
08/02/2001
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
REDUNDANCY CIRCUIT AND METHOD FOR FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09922176
|
Filing Dt:
|
08/02/2001
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
REDUNDANCY CIRCUIT AND METHOD FOR REPLACING DEFECTIVE MEMORY CELLS IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09922338
|
Filing Dt:
|
08/03/2001
|
Title:
|
METHODS OF FORMING FIELD EFFECT TRANSISTORS; METHODS OF FORMING DRAM CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
09922507
|
Filing Dt:
|
08/03/2001
|
Title:
|
PIXEL OPTIMIZATION FOR COLOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09922523
|
Filing Dt:
|
08/03/2001
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
ADVANCE METALLIZATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09922982
|
Filing Dt:
|
08/06/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
HIGH VOLTAGE CHARGE PUMP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09922983
|
Filing Dt:
|
08/06/2001
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
Title:
|
METHOD TO FIND A VALUE WITHIN A RANGE USING WEIGHTED SUBRANGES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09923144
|
Filing Dt:
|
08/07/2001
|
Title:
|
STACKABLE SEMICONDUCTOR PACKAGE HAVING CONDUCTIVE LAYER AND INSULATING LAYERS AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09923191
|
Filing Dt:
|
08/06/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
MOLDED BALL GRID ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09923460
|
Filing Dt:
|
08/06/2001
|
Title:
|
METHOD AND APPARATUS FOR TESTING BUMPED DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09923481
|
Filing Dt:
|
08/06/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
METHOD OF FORMING A STACK OF PACKAGED MEMORY DIE AND RESULTING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
09923663
|
Filing Dt:
|
08/06/2001
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
METHOD AND SYSTEM FOR PROVIDING ACCESS TO COMPUTER RESOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09923681
|
Filing Dt:
|
08/06/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
CONDUCTIVE BUMP ARRAY CONTACTORS HAVING AN EJECTOR AND METHODS OF TESTING USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09923688
|
Filing Dt:
|
08/06/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING BUMPED DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09923851
|
Filing Dt:
|
08/07/2001
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
METHOD FOR PRODUCING LOW CARBON/OXYGEN CONDUCTIVE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09923929
|
Filing Dt:
|
08/07/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
UNDERFILL COATING FOR LOC PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09924063
|
Filing Dt:
|
08/07/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR WIRELESS TRANSFER OF CHEMICAL-MECHANICAL PLANARIZATION MEASUREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09924303
|
Filing Dt:
|
08/08/2001
|
Title:
|
STRUCTURE AND METHOD FOR A HIGH-PERFORMANCE ELECTRONIC PACKAGING ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09924525
|
Filing Dt:
|
08/08/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
CONTINUOUS MODE SOLDER JET APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09924635
|
Filing Dt:
|
08/08/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
STACKABLE CERAMIC FBGA FOR HIGH THERMAL APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09924658
|
Filing Dt:
|
08/08/2001
|
Title:
|
METHOD TO FIND A VALUE WITHIN A RANGE USING WEIGHTED SUBRANGES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09924738
|
Filing Dt:
|
08/08/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
CIRCUITS AND METHODS FOR A STATIC RANDOM ACCESS MEMORY USING VERTICAL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09924740
|
Filing Dt:
|
08/08/2001
|
Title:
|
LOW RESISTANCE GATE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09924850
|
Filing Dt:
|
08/08/2001
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
CIRCUITS AND METHODS FOR A STATIC RANDOM ACCESS MEMORY USING VERTICAL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09925116
|
Filing Dt:
|
08/08/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
MATRIX ADDRESSABLE DISPLAY HAVING PULSE NUMBER MODULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09925979
|
Filing Dt:
|
08/09/2001
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
THRESHOLD AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09927275
|
Filing Dt:
|
08/09/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION DEVICE HAVING A GRADED JUNCTION AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09927373
|
Filing Dt:
|
08/13/2001
|
Title:
|
METHOD FOR RELIABLY SHUTTING OFF OSCILLATOR PULSES TO A CHARGE-PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09927407
|
Filing Dt:
|
08/10/2001
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
Title:
|
METHOD FOR CONFIGURING PEER-TO-PEER BUS BRIDGES IN A COMPUTER SYSTEM USING SHADOW CONFIGURATION REGISTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09927587
|
Filing Dt:
|
08/10/2001
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
CURRENT SAVING MODE FOR INPUT BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
09927675
|
Filing Dt:
|
08/10/2001
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
BOND PAD STRUCTURE COMPRISING MULTIPLE BOND PADS WITH METAL OVERLAP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09928286
|
Filing Dt:
|
08/10/2001
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
REFLECTANCE METHOD FOR EVALUATING THE SURFACE CHARACTERISTICS OF OPAQUE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09928580
|
Filing Dt:
|
08/13/2001
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
NON-VOLATILE MEMORY HAVING A CONTROL MINI-ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09928732
|
Filing Dt:
|
08/13/2001
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
Title:
|
SEMICONDUCTOR BUFFER CIRCUIT WITH A TRANSITION DELAY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09929455
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
DEFLECTABLE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09929571
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
METHOD TO FIND A VALUE WITHIN A RANGE USING WEIGHTED SUBRANGES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09929605
|
Filing Dt:
|
08/14/2001
|
Title:
|
METHOD TO FIND A VALUE WITHIN A RANGE USING WEIGHTED SUBRANGES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09929611
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
VARIABLE VOLTAGE ISOLATION GATE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09929616
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
DEFLECTABLE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09929648
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
METHOD TO FIND A VALUE WITHIN A RANGE USING WEIGHTED SUBRANGES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09929776
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
Title:
|
VOLTAGE CHARGE PUMP WITH CIRCUIT TO PREVENT PASS DEVICE LATCH-UP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09930019
|
Filing Dt:
|
08/15/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
CANCELLATION OF REDUNDANT ELEMENTS WITH A CANCEL BANK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09930055
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
Title:
|
COMPUTER SYSTEM HAVING PEER-TO-PEER BUS BRIDGES AND SHADOW CONFIGURATION REGISTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09930268
|
Filing Dt:
|
08/16/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
METHOD OF FORMING A METAL TO POLYSILICON CONTACT IN OXYGEN ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
09930521
|
Filing Dt:
|
08/15/2001
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
Title:
|
BURIED CONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
09930538
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
MEMORY MODULES INCLUDING CAPACITY FOR ADDITIONAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09930875
|
Filing Dt:
|
08/15/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
DIRECT-COMPARISON READING CIRCUIT FOR A NONVOLATILE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09930958
|
Filing Dt:
|
08/17/2001
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
MULTILAYER ELECTRODE FOR A FERROELECTRIC CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09932067
|
Filing Dt:
|
08/17/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR CAPACITIVELY TESTING A SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
09932241
|
Filing Dt:
|
08/17/2001
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
Title:
|
NETWORK COMPUTER PROVIDING MASS STORAGE, BROADBAND ACCESS, AND OTHER ENHANCED FUNCTIONALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09932601
|
Filing Dt:
|
08/17/2001
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
METHOD OF ETCHING DOPED SILICON DIOXIDE WITH SELECTIVITY TO UNDOPED SILICON DIOXIDE WITH A HIGH DENSITY PLASMA ETCHER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09932743
|
Filing Dt:
|
08/17/2001
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
Title:
|
ALTERNATIVE POWER FOR A PORTABLE COMPUTER VIA SOLAR CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09932859
|
Filing Dt:
|
08/17/2001
|
Title:
|
THREE-DIMENSIONAL MULTICHIP MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
09933297
|
Filing Dt:
|
08/20/2001
|
Publication #:
|
|
Pub Dt:
|
09/04/2003
| | | | |
Title:
|
QUAD FLAT NO LEAD (QFN) GRID ARRAY PACKAGE, METHOD OF MAKING AND MEMORY MODULE AND COMPUTER SYSTEM INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09933318
|
Filing Dt:
|
08/20/2001
|
Title:
|
MEMORY CACHE WITH SEQUENTIAL PAGE INDICATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
09933547
|
Filing Dt:
|
08/20/2001
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
Title:
|
DYNAMIC DELAYED TRANSACTION BUFFER CONFIGURATION BASED ON BUS FREQUENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09933988
|
Filing Dt:
|
08/20/2001
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
Title:
|
MULTI-ACCESS FIFO QUEUE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
09934175
|
Filing Dt:
|
08/21/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
DEVICE FOR ESTABLISHING NON-PERMANENT ELECTRICAL CONNECTION BETWEEN AN INTEGRATED CIRCUIT DEVICE LEAD ELEMENT AND A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09934278
|
Filing Dt:
|
08/21/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
INTERPOSER UTILIZING A PERIMETER WALL TO UNDERFILL THE AREA BETWEEN A FLIP CHIP AND THE INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09934344
|
Filing Dt:
|
08/21/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
METHODS AND APPARATUS FOR REDUCING DECODER AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09934910
|
Filing Dt:
|
08/22/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
METHODS EMPLOYING HYBRID ADHESIVE MATERIALS TO SECURE COMPONENTS OF SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES TO ONE ANOTHER AND ASSEMBLIES AND PACKAGES INCLUDING COMPONENTS SECURED TO ONE ANOTHER WITH SUCH HYBRID ADHESIVE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09934917
|
Filing Dt:
|
08/22/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
RING POSITIONABLE ABOUT A PERIPHERY OF A CONTACT PAD, SEMICONDUCTOR DEVICE COMPONENTS INCLUDING SAME, AND METHODS FOR POSITIONING THE RING AROUND A CONTACT PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09934969
|
Filing Dt:
|
08/22/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
INTERMEDIATE BOOSTED ARRAY VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09935067
|
Filing Dt:
|
08/21/2001
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
DEVICES AND METHODS FOR IN-SITU CONTROL OF MECHANICAL OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09935469
|
Filing Dt:
|
08/21/2001
|
Title:
|
METHOD OF FORMING A LOCAL INTERCONNECT, METHOD OF FABRICATING INTEGRATED CIRCUITRY COMPRISING AN SRAM CELL HAVING A LOCAL INTERCONNECT AND HAVING CIRCUITRY PERIPHERAL TO THE SRAM CELL, AND METHOD OF FORMING CONTACT PLUGS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09935474
|
Filing Dt:
|
08/21/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING CONTACT OPENINGS, METHODS OF FORMING MEMORY CIRCUITRY, METHODS OF FORMING ELECTRICAL CONNECTIONS, AND METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY (DRAM) CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09935494
|
Filing Dt:
|
08/23/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
METHOD FOR MAKING PROJECTED CONTACT STRUCTURES FOR ENGAGING BUMPED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09938105
|
Filing Dt:
|
08/23/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
METHOD OF ATTACHING A LEADFRAME TO SINGULATED SEMICONDUCTOR DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09938463
|
Filing Dt:
|
08/23/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
STRUCTURES COMPRISING TRANSISTOR GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09938615
|
Filing Dt:
|
08/27/2001
|
Title:
|
REGULATOR CIRCUIT FOR INDEPENDENT ADJUSTMENT OF PUMPS IN MULTIPLE MODES OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
09938644
|
Filing Dt:
|
08/27/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR MICROMACHINING USING A MAGNETIC FIELD AND PLASMA ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
09938645
|
Filing Dt:
|
08/27/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
METHOD OF DIRECT ELECTROPLATING ON A LOW CONDUCTIVITY MATERIAL, AND ELECTROPLATED METAL DEPOSITED THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09938646
|
Filing Dt:
|
08/27/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
MAJORITY FILTER COUNTER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09938722
|
Filing Dt:
|
08/27/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
OFFSET COMPENSATED SENSING FOR MAGNETIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
09938782
|
Filing Dt:
|
08/24/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
ERASE BLOCK MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
09939253
|
Filing Dt:
|
08/24/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING A NONCONFLUENT SPACER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09939342
|
Filing Dt:
|
08/24/2001
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
SEMICONDUCTOR DIE ASSEMBLY HAVING LEADFRAME DECOUPLING CHARACTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09939394
|
Filing Dt:
|
08/24/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH BLOCK ERASE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09939409
|
Filing Dt:
|
08/24/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
ANTI-REFLECTIVE COATINGS AND METHODS FOR FORMING AND USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
09939415
|
Filing Dt:
|
08/24/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
ANTI-REFLECTIVE COATINGS AND METHODS FOR FORMING AND USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09939417
|
Filing Dt:
|
08/24/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
FLOATING GATE TRANSISTOR WITH HORIZONTAL GATE LAYERS STACKED NEXT TO VERTICAL BODY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09939429
|
Filing Dt:
|
08/24/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
PORTABLE COMPUTER WITH ARTICULATE BASE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
09939430
|
Filing Dt:
|
08/24/2001
|
Publication #:
|
|
Pub Dt:
|
07/31/2003
| | | | |
Title:
|
PLANARIZING MACHINES AND METHODS FOR DISPENSING PLANARIZING SOLUTIONS IN THE PROCESSING OF MICROELECTRONIC WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
09939432
|
Filing Dt:
|
08/24/2001
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
Title:
|
APPARATUS AND METHOD FOR CONDITIONING A CONTACT SURFACE OF A PROCESSING PAD USED IN PROCESSING MICROELECTRONIC WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09939651
|
Filing Dt:
|
08/28/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
METHOD OF CONTROLLING STRIATIONS AND CD LOSS IN CONTACT OXIDE ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09939652
|
Filing Dt:
|
08/28/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR MAGNETIC SHIELDING OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09939655
|
Filing Dt:
|
08/28/2001
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
SENSING METHOD AND APPARATUS FOR RESISTANCE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09939905
|
Filing Dt:
|
08/27/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE USEFUL IN A SELF-ALIGNED CONTACT ETCH AND METHOD FOR MAKING SAME
|
|