|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11303739
|
Filing Dt:
|
12/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
|
Title:
|
HIGH-VOLTAGE REGULATOR SYSTEM COMPATIBLE WITH LOW-VOLTAGE TECHNOLOGIES AND CORRESPONDING ELECTRONIC CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11304425
|
Filing Dt:
|
12/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
|
Title:
|
DUAL CPU ON-CHIP-DEBUG LOW-GATE-COUNT ARCHITECTURE WITH REAL-TIME-DATA TRACING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11305462
|
Filing Dt:
|
12/16/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
|
Title:
|
APPARATUS AND METHOD INCORPORATING DISCRETE PASSIVE COMPONENTS IN AN ELECTRONIC PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11311931
|
Filing Dt:
|
12/19/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
|
Title:
|
ELECTRONIC CIRCUIT WITH TRANSISTORS SHARING ONE AND THE SAME WELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11314674
|
Filing Dt:
|
12/20/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
|
Title:
|
COMPONENT STACKING FOR INTEGRATED CIRCUIT ELECTRONIC PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11315192
|
Filing Dt:
|
12/23/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
|
Title:
|
BACKSCATTER TRANSPONDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11315236
|
Filing Dt:
|
12/23/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
|
Title:
|
PULSE GENERATOR AND METHOD FOR GENERATING A PULSE TRAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11315252
|
Filing Dt:
|
12/23/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
|
Title:
|
SIGNAL AMPLIFICATION METHOD AND AMPLIFIER ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11315409
|
Filing Dt:
|
12/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR INCREASING CIRCUITRY INTERCONNECTION AND COMPONENT CAPACITY IN A MULTI-COMPONENT PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11315903
|
Filing Dt:
|
12/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
|
Title:
|
ELECTRONIC PACKAGE WITH INTEGRAL ELCTROMAGNETIC RADIATION SHIELD AND METHODS RELATED THERETO
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
11325132
|
Filing Dt:
|
01/03/2006
|
|
Title:
|
LAYOUT REDUCTION BY SHARING A COLUMN LATCH PER TWO BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11327990
|
Filing Dt:
|
01/09/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
POWER DOWN DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11330883
|
Filing Dt:
|
01/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
SYSTEM FOR CURRENT SENSING IN SWITCHED DC-TO-DC CONVERTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
11333489
|
Filing Dt:
|
01/17/2006
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
|
Title:
|
HEADSET POWER MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11335057
|
Filing Dt:
|
01/18/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
|
Title:
|
SINGLE CHIP MICROCONTROLLER INCLUDING BATTERY MANAGEMENT AND PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11337589
|
Filing Dt:
|
01/24/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
|
Title:
|
MIXER STAGE AND METHOD FOR MIXING TWO SIGNALS HAVING DIFFERENT FREQUENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11339123
|
Filing Dt:
|
01/25/2006
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
|
Title:
|
VECTOR QUANTIZER BASED ON N-DIMENSIONAL SPATIAL DICHOTOMY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
11340975
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
|
Title:
|
SECURITY METHOD FOR DATA PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11341010
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
|
Title:
|
POLISH STOP AND SEALING LAYER FOR MANUFACTURE OF SEMICONDUCTOR DEVICES WITH DEEP TRENCH ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11343179
|
Filing Dt:
|
01/30/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
|
Title:
|
LOCOS SELF-ALIGNED TWIN WELL WITH A CO-PLANAR SILICON SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11346167
|
Filing Dt:
|
02/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
DISTRIBUTED AMPLIFIER TOPOLOGIES WITH IMPROVED GAIN BANDWIDTH PRODUCT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11346172
|
Filing Dt:
|
02/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
INTEGRATED MULTISENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11349561
|
Filing Dt:
|
02/08/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
|
Title:
|
TIME EFFICIENT EMBEDDED EEPROM/PROCESSOR CONTROL METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11349939
|
Filing Dt:
|
02/09/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
|
Title:
|
CIRCUIT ARRANGEMENT AND METHOD FOR SUPPLYING POWER TO A TRANSPONDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11352711
|
Filing Dt:
|
02/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
|
Title:
|
PACKED ADD-SUBTRACT OPERATION IN A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11353855
|
Filing Dt:
|
02/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
|
Title:
|
MEASURING THE INTERNAL CLOCK SPEED OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11353873
|
Filing Dt:
|
02/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
|
Title:
|
CONFIGURING FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11353874
|
Filing Dt:
|
02/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
|
Title:
|
WRITING TO FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11354261
|
Filing Dt:
|
02/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
|
Title:
|
ACCESSING SEQUENTIAL DATA IN MICROCONTROLLERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11354339
|
Filing Dt:
|
02/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
|
Title:
|
MICROCONTROLLER INFORMATION EXTRACTION SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11354340
|
Filing Dt:
|
02/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
|
Title:
|
DEBUGGING SYSTEM AND METHOD FOR USE WITH SOFTWARE BREAKPOINT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11354443
|
Filing Dt:
|
02/15/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
|
Title:
|
NON-VOLATILE TRANSISTOR MEMORY ARRAY INCORPORATING READ-ONLY ELEMENTS WITH SINGLE MASK SET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11355971
|
Filing Dt:
|
02/17/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
|
Title:
|
METHOD AND DEVICE FOR DETERMINING AN ACTIVATION THRESHOLD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11356137
|
Filing Dt:
|
02/17/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
|
Title:
|
METHOD FOR INTEGRATING AN ELECTRONIC COMPONENT OR SIMILAR INTO A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11359544
|
Filing Dt:
|
02/23/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
|
Title:
|
HIGH FREQUENCY ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11362654
|
Filing Dt:
|
02/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR REDUCING POWER CONSUMPTION IN ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11366481
|
Filing Dt:
|
03/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
|
Title:
|
METHOD FOR THE INTEGRATION OF TWO BIPOLAR TRANSISTORS IN A SEMICONDUCTOR BODY, SEMICONDUCTOR ARRANGEMENT IN A SEMICONDUCTOR BODY, AND CASCODE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11366482
|
Filing Dt:
|
03/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
|
Title:
|
CASTING MOLD FOR PRODUCING AN OPTICAL SEMICONDUCTOR MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11366919
|
Filing Dt:
|
03/02/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
|
Title:
|
FIRMWARE EXTENDABLE COMMANDS INCLUDING A TEST MODE COMMAND FOR A MICROCONTROLLER-BASED FLASH MEMORY CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11370466
|
Filing Dt:
|
03/08/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
|
Title:
|
SELECTABLE BLOCK PROTECTION FOR NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11371258
|
Filing Dt:
|
03/07/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
|
Title:
|
METHOD FOR FORMING A SELF-ALIGNED TWIN WELL REGION WITH SIMPLIFIED PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11372975
|
Filing Dt:
|
03/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
|
Title:
|
POWER SURGE FILTERING IN OVER-CURRENT AND SHORT CIRCUIT PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11373050
|
Filing Dt:
|
03/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
|
Title:
|
BROWNOUT DETECTOR SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11373821
|
Filing Dt:
|
03/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
|
Title:
|
GATE DRIVER FOR A BATTERY PACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11373843
|
Filing Dt:
|
03/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
|
Title:
|
DEEP UNDER VOLTAGE RECOVERY IN A BATTERY PACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11373859
|
Filing Dt:
|
03/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
|
Title:
|
RANDOM NUMBER GENERATOR IN A BATTERY PACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11375838
|
Filing Dt:
|
03/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
|
Title:
|
CIRCUIT RESET TESTING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11375839
|
Filing Dt:
|
03/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
|
Title:
|
AUTONOMOUS ANTIFUSE CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
11376138
|
Filing Dt:
|
03/16/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
|
Title:
|
ESD PROTECTION CIRCUIT FOR LOW VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
11376753
|
Filing Dt:
|
03/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
|
Title:
|
Method and apparatus for operating a wireless PAN network using an overlay protocol that enhances co-existence with a wireless LAN network
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11379473
|
Filing Dt:
|
04/20/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
|
Title:
|
SERIAL COMMUNICATIONS BUS WITH ACTIVE PULLUP
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11379872
|
Filing Dt:
|
04/24/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
|
Title:
|
HIGH SPEED DUAL-WIRE COMMUNICATIONS DEVICE REQUIRING NO PASSIVE PULLUP COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11382455
|
Filing Dt:
|
05/09/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
|
Title:
|
METHOD AND MATERIALS TO CONTROL DOPING PROFILE IN INTEGRATED CIRCUIT SUBSTRATE MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11386316
|
Filing Dt:
|
03/22/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
|
Title:
|
DMOS DEVICE WITH SEALED CHANNEL PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
11389279
|
Filing Dt:
|
03/24/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR GENERATING ELECTRONIC KEYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11393070
|
Filing Dt:
|
03/29/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
|
Title:
|
FAST DYNAMIC LOW-VOLTAGE CURRENT MIRROR WITH COMPENSATED ERROR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11393146
|
Filing Dt:
|
03/29/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
|
Title:
|
SYSTEM, APPARATUS AND METHOD FOR CONTAMINANT REDUCTION IN SEMICONDUCTOR DEVICE FABRICATION EQUIPMENT COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11393153
|
Filing Dt:
|
03/29/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
|
Title:
|
FAST DYNAMIC LOW-VOLTAGE CURRENT MIRROR WITH COMPENSATED ERROR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11393549
|
Filing Dt:
|
03/29/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
|
Title:
|
OFF-CHIP MICRO CONTROL AND INTERFACE IN A MULTICHIP INTEGRATED MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11393551
|
Filing Dt:
|
03/29/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
|
Title:
|
INDIRECT MEASUREMENT OF NEGATIVE MARGIN VOLTAGES IN ENDURANCE TESTING OF EEPROM CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11399137
|
Filing Dt:
|
04/06/2006
|
|
Title:
|
MEMORY CELL WITH REDUCED SIZE AND STANDBY CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11399570
|
Filing Dt:
|
04/07/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
|
Title:
|
DEMODULATION AND REGULATION CONCEPT FOR IR RECEIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11399848
|
Filing Dt:
|
04/06/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
|
Title:
|
METHOD AND CIRCUITS FOR SENSING ON-CHIP VOLTAGE IN POWERUP MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11401205
|
Filing Dt:
|
04/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR COMBINING SIGNALS ON A DIFFERENTIAL I/O LINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11402730
|
Filing Dt:
|
04/12/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
|
Title:
|
DUAL STAGE VOLTAGE REGULATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11405912
|
Filing Dt:
|
04/18/2006
|
|
Title:
|
POWER EFFICIENT STARTUP CIRCUIT FOR ACTIVATING A BANDGAP REFERENCE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11406172
|
Filing Dt:
|
04/18/2006
|
|
Title:
|
LOW-DROPOUT VOLTAGE REGULATOR WITH A VOLTAGE SLEW RATE EFFICIENT TRANSIENT RESPONSE BOOST CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11407447
|
Filing Dt:
|
04/19/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
|
Title:
|
APPARATUS TO IMPROVE THE FIRMWARE EFFICIENCY FOR A MULTIFRAME SERIAL INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11416651
|
Filing Dt:
|
05/02/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
|
Title:
|
METHOD AND SYSTEM HAVING INSTRUCTIONS WITH DIFFERENT EXECUTION TIMES IN DIFFERENT MODES, INCLUDING A SELECTED EXECUTION TIME DIFFERENT FROM DEFAULT EXECUTION TIMES IN A FIRST MODE AND A RANDOM EXECUTION TIME IN A SECOND MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11418205
|
Filing Dt:
|
05/05/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
|
Title:
|
DRIVER CIRCUIT FOR ELECTRONIC COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11422799
|
Filing Dt:
|
06/07/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
|
Title:
|
ANISOTROPIC TOUCH SCREEN ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11422960
|
Filing Dt:
|
06/08/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
|
Title:
|
DATA REGISTER WITH EFFICIENT ERASE, PROGRAM VERIFY, AND DIRECT BIT-LINE MEMORY ACCESS FEATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
11423202
|
Filing Dt:
|
06/09/2006
|
|
Title:
|
METHOD AND APPARATUS FOR SCANNING AND DEVICE DETECTION IN A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
11423258
|
Filing Dt:
|
06/09/2006
|
|
Title:
|
METHOD AND APPARATUS FOR MEDIUM RESERVATION AND MEDIUM RESERVATION MODIFICATION IN A COMMUNICATION SYSTEM WITH MEDIUM RESERVATION MODIFICATION GRANTED WITHOUT REQUIRING ADDITIONAL MEDIUM ARBITRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11423351
|
Filing Dt:
|
06/09/2006
|
|
Title:
|
METHOD AND APPARATUS FOR MEDIUM RESERVATION AND MEDIUM RESERVATION MODIFICATION IN A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
11423499
|
Filing Dt:
|
06/12/2006
|
|
Title:
|
METHOD AND APPARATUS FOR ITERATIVE SYNCHRONIZATION OF TWO OR MORE ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
11423637
|
Filing Dt:
|
06/12/2006
|
|
Title:
|
METHOD AND APPARATUS FOR GENERATION OF A SYSTEM MASTER TIMEBASE OF A COMPUTING DEVICE USING INDIRECT SIGNALLING OF TIMING INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
11423657
|
Filing Dt:
|
06/12/2006
|
|
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZATION OF A MASTER TIMEBASE WITH ONE OR MORE SLAVE TIMEBASES USING INDIRECT SIGNALLING OF TIMING INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
11423785
|
Filing Dt:
|
06/13/2006
|
|
Title:
|
METHOD AND APPARATUS FOR COORDINATING A WIRELESS PAN NETWORK AND A WIRELESS LAN NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11424900
|
Filing Dt:
|
06/19/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
|
Title:
|
CONTROL PANEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
11426528
|
Filing Dt:
|
06/26/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR THE DETECTION OF AND RECOVERY FROM INAPPROPRIATE BUS ACCESS IN MICROCONTROLLER CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11428670
|
Filing Dt:
|
07/05/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
|
Title:
|
TWO-DIMENSIONAL POSITION SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11431734
|
Filing Dt:
|
05/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
|
Title:
|
CHARGE PUMP CLOCK FOR NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11440501
|
Filing Dt:
|
05/24/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR PROVIDING A CHARGE PUMP FOR LOW VOLTAGE APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11443540
|
Filing Dt:
|
05/30/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
|
Title:
|
UNIVERSAL INTERCONNECT DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11448036
|
Filing Dt:
|
06/07/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
|
Title:
|
METHOD AND DEVICE FOR DETERMINING THE OCCUPANCY OF A TRANSMISSION CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
11449052
|
Filing Dt:
|
06/07/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR PROVIDING A CHARGE PUMP VERY LOW VOLTAGE APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11450299
|
Filing Dt:
|
06/12/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
|
Title:
|
INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11451693
|
Filing Dt:
|
06/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
|
Title:
|
METHOD OF INCREASING RELIABILITY OF PACKAGED SEMICONDUCTOR INTEGRATED CIRCUIT DICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11453953
|
Filing Dt:
|
06/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR ENHANCING THE ENDURANCE OF MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11456677
|
Filing Dt:
|
07/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
|
Title:
|
A METHOD TO PROVIDE SUBSTRATE-GROUND COUPLING FOR SEMICONDUCTOR INTEGRATED CIRCUIT DICE CONSTRUCTED FROM SOI AND RELATED MATERIALS IN STACKED-DIE PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
11456685
|
Filing Dt:
|
07/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
|
Title:
|
AN ELECTRONICS PACKAGE WITH AN INTEGRATED CIRCUIT DEVICE HAVING POST WAFER FABRICATION INTEGRATED PASSIVE COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11456752
|
Filing Dt:
|
07/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
|
Title:
|
VOLTAGE-CONTROLLED OSCILLATOR WITH MULTI-PHASE REALIGNMENT OF ASYMMETRIC STAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11457377
|
Filing Dt:
|
07/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
|
Title:
|
METHOD AND APPARATUS TO PREVENT HIGH VOLTAGE SUPPLY DEGRADATION FOR HIGH-VOLTAGE LATCHES OF A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11457409
|
Filing Dt:
|
07/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
|
Title:
|
A STACKED-DIE ELECTRONICS PACKAGE WITH PLANAR AND THREE-DIMENSIONAL INDUCTOR ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11457611
|
Filing Dt:
|
07/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
|
Title:
|
SELECTABLE BLOCK PROTECTION FOR NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
11459734
|
Filing Dt:
|
07/25/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
|
Title:
|
CAPACITIVE NODE ISOLATION FOR ELECTROSTATIC DISCHARGE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11461939
|
Filing Dt:
|
08/02/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
|
Title:
|
NON-VOLATILE MEMORY ARRAY WITH SIMULTANEOUS WRITE AND ERASE FEATURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11463391
|
Filing Dt:
|
08/09/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
|
Title:
|
HIGH-SPEED, SELF-SYNCHRONIZED CURRENT SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11463430
|
Filing Dt:
|
08/09/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
|
Title:
|
CONTACTLESS NONVOLATILE MEMORY ARRAY
|
|
