|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10161055
|
Filing Dt:
|
05/30/2002
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
Title:
|
OUTPUT BUFFER FOR A NONVOLATILE MEMORY WITH OPTIMIZED SLEW-RATE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10161134
|
Filing Dt:
|
05/30/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF TRANSFERRING PATTERNS FROM PATTERNED PHOTORESISTS TO MATERIALS, AND STRUCTURES COMPRISING SILICON NITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10161136
|
Filing Dt:
|
05/30/2002
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF TRANSFERRING PATTERNS FROM PATTERNED PHOTORESISTS TO MATERIALS, AND STRUCTURES COMPRISING SILICON NITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10161439
|
Filing Dt:
|
06/04/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
METHOD FOR STATISTICAL ANALYSIS OF IMAGES FOR AUTOMATIC WHITE BALANCE OF COLOR CHANNEL GAINS FOR IMAGE SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10161501
|
Filing Dt:
|
05/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
REDUNDANCY CIRCUIT AND METHOD FOR SEMICONDUCTOR MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10161615
|
Filing Dt:
|
06/05/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
METHOD OF FORMING FULLY-DEPLETED (FD) (SOI) MOSFET ACCESS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
10161839
|
Filing Dt:
|
06/03/2002
|
Title:
|
STACKABLE SEMICONDUCTOR PACKAGE HAVING CONDUCTIVE LAYER AND INSULATING LAYERS AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10162135
|
Filing Dt:
|
06/03/2002
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
Title:
|
HIGH-EFFICIENCY POWER CHARGE PUMP SUPPLYING HIGH DC OUTPUT CURRENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10162289
|
Filing Dt:
|
06/03/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
TRANSISTOR FORMATION FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10162354
|
Filing Dt:
|
06/03/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
DEVICE AND METHOD FOR SUPPLYING CURRENT TO A SEMICONDUCTOR MEMORY TO SUPPORT A BOOSTED VOLTAGE WITHIN THE MEMORY DURING TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10163285
|
Filing Dt:
|
06/04/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
ELECTRICAL COUPLING STACK AND PROCESSES FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
10163289
|
Filing Dt:
|
06/04/2002
|
Title:
|
BURIED DIGIT LINE STACK AND PROCESS FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
10163476
|
Filing Dt:
|
06/05/2002
|
Title:
|
SYSTEM AND METHOD FOR ENABLING CHIP LEVEL ERASING AND WRITING FOR MAGNETIC RANDOM ACCESS MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10163686
|
Filing Dt:
|
06/05/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
Method including forming gate dielectrics having multiple lanthanide oxide layers
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10164048
|
Filing Dt:
|
06/04/2002
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
METHODS OF FORMING FORMING FLOATING GATE TRANSISTORS USING STI
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10164086
|
Filing Dt:
|
06/04/2002
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
APPARATUS FOR ENCAPSULATING A MULTI-CHIP SUBSTRATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
10164115
|
Filing Dt:
|
06/05/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
ANTIFUSE REROUTE OF DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10164354
|
Filing Dt:
|
06/05/2002
|
Title:
|
DATA-OUTPUT DRIVER CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10164475
|
Filing Dt:
|
06/06/2002
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
Title:
|
NOVEL TRANSMISSION LINES FOR CMOS INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10164611
|
Filing Dt:
|
06/10/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
VERTICAL TRANSISTORS AND OUTPUT PREDICTION LOGIC CIRCUITS CONTAINING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10164646
|
Filing Dt:
|
06/06/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
ELIMINATION OF DENDRITE FORMATION DURING METAL/CHALCOGENIDE GLASS DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10164735
|
Filing Dt:
|
06/06/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
DELAY LOCKED LOOP CIRCUIT WITH TIME DELAY QUANTIFIER AND CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
10164975
|
Filing Dt:
|
06/06/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
CIRCUITRY FOR AND SYSTEM AND SUBSTRATE WITH CIRCUITRY FOR ALIGNING OUTPUT SIGNALS IN MASSIVELY PARALLEL TESTERS AND OTHER ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10165301
|
Filing Dt:
|
06/10/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
MULTILAYER DIELECTRIC TUNNEL BARRIER USED IN MAGNETIC TUNNEL JUNCTION DEVICES, AND ITS METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10165665
|
Filing Dt:
|
06/06/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
TEMPERATURE COMPENSATED T-RAM MEMORY DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10165666
|
Filing Dt:
|
06/06/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
PROGRAMMING CIRCUIT AND METHOD HAVING EXTENDED DURATION PROGRAMMING CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10166696
|
Filing Dt:
|
06/12/2002
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
Title:
|
REDUCING SIGNAL SWING IN A MATCH DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10167195
|
Filing Dt:
|
06/11/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR ENABLING A TIMING SYNCHRONIZATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
10167284
|
Filing Dt:
|
06/11/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
SUPER HIGH DENSITY MODULE WITH INTEGRATED WAFER LEVEL PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10170161
|
Filing Dt:
|
06/12/2002
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
REGULATING VOLTAGES IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
10170174
|
Filing Dt:
|
06/11/2002
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
Title:
|
CIRCUIT AND METHOD FOR MASKING A DORMANT MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10170508
|
Filing Dt:
|
06/12/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
DESCRIPTOR FOR IDENTIFYING A DEFECTIVE DIE SITE AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10170748
|
Filing Dt:
|
06/13/2002
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
EVEN NUCLEATION BETWEEN SILICON AND OXIDE SURFACES FOR THIN SILICON NITRIDE FILM GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10171049
|
Filing Dt:
|
06/12/2002
|
Publication #:
|
|
Pub Dt:
|
10/09/2003
| | | | |
Title:
|
METHOD AND SYSTEM FOR LOCAL MEMORY ADDRESSING IN SINGLE INSTRUCTION, MULTIPLE DATA COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10171078
|
Filing Dt:
|
06/12/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
METHOD OF RE-PROGRAMMING AN ARRAY OF NON-VOLATILE MEMORY CELLS, IN PARTICULAR OF THE NOR ARCHITECTURE FLASH TYPE, AFTER AN ERASE OPERATION, AND A CORRESPONDING MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
10172157
|
Filing Dt:
|
06/14/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
CARRIER SUBSTRATE AND CARRIER ASSEMBLY USING RESIDUAL ORGANIC COMPOUNDS TO FACILITATE GATE BREAK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10172895
|
Filing Dt:
|
06/17/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
ISOLATION USING AN ANTIREFLECTIVE COATING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10172922
|
Filing Dt:
|
06/17/2002
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
INTRINSIC THERMAL ENHANCEMENT FOR FBGA PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10173935
|
Filing Dt:
|
06/17/2002
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
METHOD OF FORMING SEMICONDUCTOR DEVICE UTILIZING DIE ACTIVE SURFACES FOR LATERALLY EXTENDING DIE INTERNAL AND EXTERNAL CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
10174164
|
Filing Dt:
|
06/17/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
SILICIDE PATTERN STRUCTURES AND METHODS OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10174193
|
Filing Dt:
|
06/17/2002
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
MEMORY CIRCUIT INCLUDING BOOSTER PUMP FOR PROGRAMMING VOLTAGE GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
10174206
|
Filing Dt:
|
06/17/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
HIGH SPEED LOW POWER INPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
10174214
|
Filing Dt:
|
06/17/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
PULSED WRITE TECHNIQUES FOR MAGNETO-RESISTIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
10174215
|
Filing Dt:
|
06/17/2002
|
Title:
|
PULSED WRITE TECHNIQUES FOR MAGNETO-RESISTIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
10174434
|
Filing Dt:
|
06/17/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
DIELECTRIC LAYER FORMING METHOD AND DEVICES FORMED THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10174436
|
Filing Dt:
|
06/17/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
CAPACITOR STRUCTURE FORMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10174746
|
Filing Dt:
|
06/18/2002
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
ROM EMBEDDED DRAM WITH PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
10174747
|
Filing Dt:
|
06/18/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
SENDING SIGNAL THROUGH INTEGRATED CIRCUIT DURING SETUP TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
10175271
|
Filing Dt:
|
06/19/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
MEMORY DEVICE WITH SENSE AMP EQUILIBRATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10175291
|
Filing Dt:
|
06/20/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
DIE SUPPORT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
10175723
|
Filing Dt:
|
06/20/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
FUSE READ SEQUENCE FOR AUTO REFRESH POWER REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10175774
|
Filing Dt:
|
06/20/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHODS OF FABRICATING A DIELECTRIC PLUG IN MOSFETS TO SUPPRESS SHORT-CHANNEL EFFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10175832
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
METHOD AND LAYOUT FOR HIGH DENSITY RETICLE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10175844
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
ROW AND COLUMN LINE GEOMETRIES FOR IMPROVING MRAM WRITE OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10175861
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHOD OF FORMING A NON-VOLATILE ELECTRON STORAGE MEMORY AND THE RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
10175928
|
Filing Dt:
|
06/19/2002
|
Title:
|
NONVOLATILE MEMORY USING FLEXIBLE ERASING METHODS AND METHOD AND SYSTEM FOR USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
10176228
|
Filing Dt:
|
06/20/2002
|
Title:
|
METHOD FOR FORMING A NOTCHED DAMASCENE PLANAR POLY/METAL GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10176330
|
Filing Dt:
|
06/20/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
SIGNAL SHARING CIRCUIT WITH MICROELECTRONIC DIE ISOLATION FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
10176425
|
Filing Dt:
|
06/18/2002
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
FLASH MEMORY WITH NANOCRYSTALLINE SILICON FILM FLOATING GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10176865
|
Filing Dt:
|
06/20/2002
|
Title:
|
SYNCHRONOUS MIRROR DELAY (SMD) CIRCUIT AND METHOD INCLUDING A COUNTER AND REDUCED SIZE BI-DIRECTIONAL DELAY LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10176954
|
Filing Dt:
|
06/20/2002
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
MEMORY WITH IMPROVED DIFFERENTIAL READING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
10177054
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHODS OF FORMING SPACED CONDUCTIVE REGIONS, AND METHODS OF FORMING CAPACITOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10177056
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS, AND METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10177077
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
WRITE ONCE READ ONLY MEMORY EMPLOYING CHARGE TRAPPING IN INSULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10177082
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
FERROELECTRIC WRITE ONCE READ ONLY MEMORY FOR ARCHIVAL STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10177083
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
WRITE ONCE READ ONLY MEMORY EMPLOYING FLOATING GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10177096
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
Title:
|
GRADED COMPOSITION METAL OXIDE TUNNEL BARRIER INTERPOLY INSULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10177208
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
VERTICAL NROM HAVING A STORAGE DENSITY OF 1BIT PER 1F2
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10177213
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
WRITE ONCE READ ONLY MEMORY WITH LARGE WORK FUNCTION FLOATING GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10177214
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
NANOCRYSTAL WRITE ONCE READ ONLY MEMORY FOR ARCHIVAL STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10177483
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
NOR FLASH MEMORY CELL WITH HIGH STORAGE DENSITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
10177623
|
Filing Dt:
|
06/24/2002
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
METHOD OF DETECTING TERMINATION OF A BUS TRANSFER OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
10178111
|
Filing Dt:
|
06/24/2002
|
Title:
|
PROBE LOOK AHEAD: TESTING PARTS NOT CURRENTLY UNDER A PROBEHEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10178172
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHOD AND STRUCTURES FOR REDUCED PARASITIC CAPACITANCE IN INTEGRATED CIRCUIT METALLIZATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10178703
|
Filing Dt:
|
06/24/2002
|
Title:
|
METHOD FOR UNDERFILLING SEMICONDUCTOR COMPONENTS USING NO FLOW UNDERFILL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10178796
|
Filing Dt:
|
06/24/2002
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
Title:
|
EEPROM MEMORY PROTECTED AGAINST THE EFFECTS FROM A BREAKDOWN OF AN ACCESS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
10178961
|
Filing Dt:
|
06/25/2002
|
Title:
|
ANTIFUSE CIRCUIT WITH IMPROVED GATE OXIDE RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10179122
|
Filing Dt:
|
06/25/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
SELF-ALIGNED FLOATING GATE FLASH CELL SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10179383
|
Filing Dt:
|
06/26/2002
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
DISTRIBUTED CONTENT ADDRESSABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10179553
|
Filing Dt:
|
06/24/2002
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
STRING PROGRAMMABLE NONVOLATILE MEMORY WITH NOR ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10179606
|
Filing Dt:
|
06/25/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
SYSTEM, CIRCUIT AND METHOD FOR LOW VOLTAGE OPERABLE, SMALL FOOTPRINT DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
10179790
|
Filing Dt:
|
06/24/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
CONTROLLING SNOOP ACTIVITIES USING TASK TABLE IN MULTIPROCESSOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10179868
|
Filing Dt:
|
06/24/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHODS OF FORMING AN ARRAY OF FLASH FIELD EFFECT TRANSISTORS AND CIRCUITRY PERIPHERAL TO SUCH ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10179893
|
Filing Dt:
|
06/24/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHOD OF FORMING AN ARRAY OF FLASH FIELD EFFECT TRANSISTORS AND CIRCUITRY PERIPHERAL TO SUCH ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
10179894
|
Filing Dt:
|
06/24/2002
|
Title:
|
METHODS OF FORMING AN ARRAY OF FLASH FIELD EFFECT TRANSISTORS AND CIRCUITRY PERIPHERAL TO THE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10179946
|
Filing Dt:
|
06/25/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
PROCESS FOR DIRECT DEPOSITION OF ALD RHO2
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10180415
|
Filing Dt:
|
06/24/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
REDUCTION OF FIELD EDGE THINNING IN PERIPHERAL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10180847
|
Filing Dt:
|
06/26/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
METHOD OF FORMING SUBSTANTIALLY HILLOCK-FREE ALUMINUM-CONTAINING COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10183192
|
Filing Dt:
|
06/25/2002
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR MARKING MICROELECTRONIC DIES AND MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10183370
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
01/08/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING DETERMINISTIC, NON-REPEATING, PSEUDO-RANDOM ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10183705
|
Filing Dt:
|
06/25/2002
|
Title:
|
SEMICONDUCTOR COMPONENT HAVING CONDUCTORS WITH WIRE BONDABLE METALIZATION LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10183820
|
Filing Dt:
|
06/27/2002
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICES INCLUDING PERIPHERALLY LOCATED BOND PADS, ASSEMBLIES, PACKAGES, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10183852
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
Method of forming ruthenium interconnect for an integrated circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10184154
|
Filing Dt:
|
06/26/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
GLASS ATTACHMENT OVER MICRO-LENS ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10184321
|
Filing Dt:
|
06/27/2002
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
LOW DIELECTRIC CONSTANT SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10184340
|
Filing Dt:
|
06/27/2002
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES INCLUDING MULTIPLE SEMICONDUCTOR DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10184493
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
METHOD FOR PRETREATING A SUBSTRATE PRIOR TO APPLICATION OF A POLYMERIC COAT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
10184546
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
FIELD PROGRAMMABLE LOGIC ARRAYS WITH TRANSISTORS WITH VERTICAL GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10184590
|
Filing Dt:
|
06/27/2002
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
LOW DIELECTRIC CONSTANT SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10184592
|
Filing Dt:
|
06/27/2002
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
LOW DIELECTRIC CONSTANT SHALLOW TRENCH ISOLATION METHOD
|
|