|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14584639
|
Filing Dt:
|
12/29/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
LARGE AREA CONTACTS FOR SMALL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2018
|
Application #:
|
14585933
|
Filing Dt:
|
12/30/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
TAPERED GATE OXIDE IN LDMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14586268
|
Filing Dt:
|
12/30/2014
|
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS USING DESIGNS OF INTEGRATED CIRCUITS ADAPTED TO DIRECTED SELF-ASSEMBLY FABRICATION TO FORM VIA AND CONTACT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2018
|
Application #:
|
14587655
|
Filing Dt:
|
12/31/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
HETERO-CHANNEL FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2018
|
Application #:
|
14588221
|
Filing Dt:
|
12/31/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
A SEMICONDUCTOR INTEGRATED STRUCTURE HAVING AN EPITAXIAL SiGe LAYER EXTENDING FROM SILICON-CONTAINING REGIONS FORMED BETWEEN SEGMENTS OF OXIDE REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14589011
|
Filing Dt:
|
01/05/2015
|
Title:
|
SEMICONDUCTOR FUSES AND FABRICATION METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14589171
|
Filing Dt:
|
01/05/2015
|
Publication #:
|
|
Pub Dt:
|
07/07/2016
| | | | |
Title:
|
PASSIVE SOLAR PANEL COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14590076
|
Filing Dt:
|
01/06/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
NOVEL CONTACT STRUCTURE FOR A SEMICONDUCTOR DEVICE AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
14590591
|
Filing Dt:
|
01/06/2015
|
Publication #:
|
|
Pub Dt:
|
07/07/2016
| | | | |
Title:
|
ELECTRICALLY INSULATED FIN STRUCTURE(S) WITH ALTERNATIVE CHANNEL MATERIALS AND FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14592069
|
Filing Dt:
|
01/08/2015
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
COINTEGRATION OF BULK AND SOI SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14592421
|
Filing Dt:
|
01/08/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
CRACK CONTROL FOR SUBSTRATE SEPARATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14593183
|
Filing Dt:
|
01/09/2015
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
TEMPERATURE-CONTROLLED IMPLANTING OF A DIFFUSION-SUPPRESSING DOPANT IN A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14593282
|
Filing Dt:
|
01/09/2015
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTORS WITH SELF-ALIGNED TERMINALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14595756
|
Filing Dt:
|
01/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
METHOD TO IMPROVE RELIABILITY OF REPLACEMENT GATE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14595850
|
Filing Dt:
|
01/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
PASSGATE STRENGTH CALIBRATION TECHNIQUES FOR VOLTAGE REGULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14596331
|
Filing Dt:
|
01/14/2015
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
FDSOI - CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14597327
|
Filing Dt:
|
01/15/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
THREE-DIMENSIONAL INTEGRATED CIRCUIT DEVICE FABRICATION INCLUDING WAFER SCALE MEMBRANE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14598701
|
Filing Dt:
|
01/16/2015
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
CAPACITORS POSITIONED AT THE DEVICE LEVEL IN AN INTEGRATED CIRCUIT PRODUCT AND METHODS OF MAKING SUCH CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2018
|
Application #:
|
14599576
|
Filing Dt:
|
01/19/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
ELECTRONIC FUSE HAVING AN INSULATION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14600097
|
Filing Dt:
|
01/20/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
TRANSISTOR INCLUDING A GATE ELECTRODE EXTENDING ALL AROUND ONE OR MORE CHANNEL REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14601172
|
Filing Dt:
|
01/20/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
ITERATIVE DATA STORAGE READ CHANNEL ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14601745
|
Filing Dt:
|
01/21/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
Semiconductor Device With Raised Source/Drain And Replacement Metal Gate
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
14602567
|
Filing Dt:
|
01/22/2015
|
Publication #:
|
|
Pub Dt:
|
07/28/2016
| | | | |
Title:
|
SYMMETRIC MULTI-PORT INDUCTOR FOR DIFFERENTIAL MULTI-BAND RF CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14602940
|
Filing Dt:
|
01/22/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A RESISTOR AND METHOD FOR THE FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14603856
|
Filing Dt:
|
01/23/2015
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
INTEGRATED ANTENNA FOR RFIC PACKAGE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14604009
|
Filing Dt:
|
01/23/2015
|
Publication #:
|
|
Pub Dt:
|
07/28/2016
| | | | |
Title:
|
DATA-DEPENDENT SELF-BIASED DIFFERENTIAL SENSE AMPLIFIER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14605009
|
Filing Dt:
|
01/26/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
FINFET WITH MERGE-FREE FINS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14605018
|
Filing Dt:
|
01/26/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
FINFET WITH MERGE-FREE FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14606224
|
Filing Dt:
|
01/27/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
REPLACEMENT GATE STRUCTURES AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14607191
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
LOCALLY ISOLATED PROTECTED BULK FINFET SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14607611
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
MANUFACTURABLE SUB-3 NANOMETER PALLADIUM GAP DEVICES FOR FIXED ELECTRODE TUNNELING RECOGNITION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14607629
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
MANUFACTURABLE SUB-3 NANOMETER PALLADIUM GAP DEVICES FOR FIXED ELECTRODE TUNNELING RECOGNITION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14607657
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
MANUFACTURABLE SUB-3 NANOMETER PALLADIUM GAP DEVICES FOR FIXED ELECTRODE TUNNELING RECOGNITION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14607694
|
Filing Dt:
|
01/28/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
MANUFACTURABLE SUB-3 NANOMETER PALLADIUM GAP DEVICES FOR FIXED ELECTRODE TUNNELING RECOGNITION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14608288
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
NON-PLANAR EXCITON TRANSISTOR (BISFET) AND METHODS FOR MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14608781
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
NANOGAP DEVICE WITH CAPPED NANOWIRE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2018
|
Application #:
|
14608815
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
METHODS OF FORMING FIN ISOLATION REGIONS UNDER TENSILE-STRAINED FINS ON FINFET SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
14608902
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
METHODS OF FORMING NMOS AND PMOS FINFET DEVICES AND THE RESULTING PRODUCT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14609115
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
ULTRATHIN BODY (UTB) FINFET SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14609271
|
Filing Dt:
|
01/29/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING SOURCE/DRAIN GOUGING IMMUNITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14609588
|
Filing Dt:
|
01/30/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
METHOD FOR A LOW PROFILE ETCHABLE EUV ABSORBER LAYER WITH EMBEDDED PARTICLES IN A PHOTOLITHOGRAPHY MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14609614
|
Filing Dt:
|
01/30/2015
|
Title:
|
METHOD FOR UNIFORM RECESS DEPTH AND FILL IN SINGLE DIFFUSION BREAK FOR FIN-TYPE PROCESS AND RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14609653
|
Filing Dt:
|
01/30/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
PROCESS FOR SINGLE DIFFUSION BREAK WITH SIMPLIFIED PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14610260
|
Filing Dt:
|
01/30/2015
|
Title:
|
SPECIAL CONSTRUCTS FOR CONTINUOUS NON-UNIFORM ACTIVE REGION FINFET STANDARD CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14611496
|
Filing Dt:
|
02/02/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
DFT STRUCTURE FOR TSVS IN 3D ICS WHILE MAINTAINING FUNCTIONAL PURPOSE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14611740
|
Filing Dt:
|
02/02/2015
|
Title:
|
MOISTURE SCAVENGING LAYER FOR THINNER BARRIER APPLICATION IN BEOL INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14612683
|
Filing Dt:
|
02/03/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
Method for an Efficient Modeling of the Impact of Device-Level Self-Heating on Electromigration Limited Current Specifications
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14613425
|
Filing Dt:
|
02/04/2015
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE AND RESULTING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2017
|
Application #:
|
14613570
|
Filing Dt:
|
02/04/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
EXTRACTION OF RESISTANCE ASSOCIATED WITH LATERALLY DIFFUSED DOPANT PROFILES IN CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14613983
|
Filing Dt:
|
02/04/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
METHODS OF FABRICATING NANOWIRE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14614489
|
Filing Dt:
|
02/05/2015
|
Title:
|
METHOD OF FORMING A COMPLEMENTARY METAL OXIDE SEMICONDUCTOR STRUCTURE WITH N-TYPE AND P-TYPE FIELD EFFECT TRANSISTORS HAVING SYMMETRIC SOURCE/DRAIN JUNCTIONS AND OPTIONAL DUAL SILICIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14615529
|
Filing Dt:
|
02/06/2015
|
Publication #:
|
|
Pub Dt:
|
08/11/2016
| | | | |
Title:
|
METHODS OF FORMING A COMPLEX GAA FET DEVICE AT ADVANCED TECHNOLOGY NODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
14615762
|
Filing Dt:
|
02/06/2015
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
FINFET INTEGRATED CIRCUITS AND METHODS FOR THEIR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14616226
|
Filing Dt:
|
02/06/2015
|
Publication #:
|
|
Pub Dt:
|
08/11/2016
| | | | |
Title:
|
INTEGRATED CIRCUITS WITH MIDDLE OF LINE CAPACITANCE REDUCTION IN SELF-ALIGNED CONTACT PROCESS FLOW AND FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2017
|
Application #:
|
14616855
|
Filing Dt:
|
02/09/2015
|
Publication #:
|
|
Pub Dt:
|
12/29/2016
| | | | |
Title:
|
PLANAR QUBITS HAVING INCREASED COHERENCE TIMES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14617647
|
Filing Dt:
|
02/09/2015
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
NONVOLATILE MEMORY DEVICE USING SEMICONDUCTOR NANOCRYSTALS AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14620233
|
Filing Dt:
|
02/12/2015
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
LOCALLY RAISED EPITAXY FOR IMPROVED CONTACT BY LOCAL SILICON CAPPING DURING TRENCH SILICIDE PROCESSINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2018
|
Application #:
|
14622997
|
Filing Dt:
|
02/16/2015
|
Publication #:
|
|
Pub Dt:
|
08/18/2016
| | | | |
Title:
|
MODIFIED TUNGSTEN SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14623720
|
Filing Dt:
|
02/17/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
III-V Device with Overlapped Extension Regions Using Replacement Gate
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14623732
|
Filing Dt:
|
02/17/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
III-V FET Device with Overlapped Extension Regions Using Gate Last
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2018
|
Application #:
|
14626191
|
Filing Dt:
|
02/19/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
SCANNING PROBE WITH TWIN-NANOPORE OR A-SINGLE-NANOPORE FOR SENSING BIOMOLECULES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14628947
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING AT LEAST ONE ELECTRICALLY CONDUCTIVE PILLAR, SEMICONDUCTOR STRUCTURE INCLUDING A CONTACT CONTACTING AN OUTER LAYER OF AN ELECTRICALLY CONDUCTIVE STRUCTURE AND METHOD FOR THE FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
14630529
|
Filing Dt:
|
02/24/2015
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM FOR ADVANCED CHANNEL CMOS INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14630676
|
Filing Dt:
|
02/25/2015
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS USING DIRECTED SELF-ASSEMBLY INCLUDING A SUBSTANTIALLY PERIODIC ARRAY OF TOPOGRAPHICAL FEATURES THAT INCLUDES ETCH RESISTANT TOPOGRAPHICAL FEATURES FOR TRANSFERABILITY CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2017
|
Application #:
|
14630774
|
Filing Dt:
|
02/25/2015
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
Title:
|
MITIGATING COLLISIONS IN A PHYSICAL SPACE DURING GAMING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14632313
|
Filing Dt:
|
02/26/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
INTEGRATION OF DENSE AND VARIABLE PITCH FIN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14633069
|
Filing Dt:
|
02/26/2015
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
TRANSFERRING HEAT THROUGH AN OPTICAL LAYER OF INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14633351
|
Filing Dt:
|
02/27/2015
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
Title:
|
INTEGRATED CIRCUITS WITH FETS HAVING NANOWIRES AND METHODS OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
14633914
|
Filing Dt:
|
02/27/2015
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
Title:
|
INTEGRATED CIRCUITS AND METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH SELF-ALIGNED VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2018
|
Application #:
|
14635005
|
Filing Dt:
|
03/02/2015
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
METHOD TO PROTECT SENSITIVE DEVICES FROM ELECTROSTATIC DISCHARGE DAMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2017
|
Application #:
|
14635125
|
Filing Dt:
|
03/02/2015
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
ELECTROMIGRATION TESTING OF INTERCONNECT ANALOGUES HAVING BOTTOM-CONNECTED SENSORY PINS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14637459
|
Filing Dt:
|
03/04/2015
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
METHOD AND DEVICE FOR SPLITTING A HIGH-POWER LIGHT BEAM TO PROVIDE SIMULTANEOUS SUB-BEAMS TO PHOTOLITHOGRAPHY SCANNERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
14640151
|
Filing Dt:
|
03/06/2015
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
FERROELECTRIC FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14640698
|
Filing Dt:
|
03/06/2015
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
MULTI-PLASMA NITRIDATION PROCESS FOR A GATE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14640851
|
Filing Dt:
|
03/06/2015
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
FinFET DEVICE HAVING A MERGE SOURCE DRAIN REGION UNDER CONTACT AREAS AND UNMERGED FINS BETWEEN CONTACT AREAS, AND A METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
14641462
|
Filing Dt:
|
03/09/2015
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
MULTI-FIN FINFETS WITH MERGED-FIN SOURCE/DRAINS AND REPLACEMENT GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14641551
|
Filing Dt:
|
03/09/2015
|
Title:
|
METHODS OF FORMING CONTACTS ON SEMICONDUCTOR DEVICES AND THE RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14641699
|
Filing Dt:
|
03/09/2015
|
Title:
|
INTERCONNECT STRUCTURES AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14641917
|
Filing Dt:
|
03/09/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
DIAMOND SHAPED SOURCE DRAIN EPITAXY WITH UNDERLYING BUFFER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14643409
|
Filing Dt:
|
03/10/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
METHODS OF FORMING EMBEDDED SOURCE/DRAIN REGIONS ON FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
14643436
|
Filing Dt:
|
03/10/2015
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
INLINE MEASUREMENT OF THROUGH-SILICON VIA DEPTH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2018
|
Application #:
|
14644269
|
Filing Dt:
|
03/11/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
CAP LAYER FOR SPACER-CONSTRAINED EPITAXIALLY GROWN MATERIAL ON FINS OF A FINFET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2018
|
Application #:
|
14645449
|
Filing Dt:
|
03/12/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
LOW DEFECT III-V SEMICONDUCTOR TEMPLATE ON POROUS SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
14645541
|
Filing Dt:
|
03/12/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
LEAKAGE TESTING OF INTEGRATED CIRCUITS USING A LOGARITHMIC TRANSDUCER AND A VOLTMETER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2017
|
Application #:
|
14645871
|
Filing Dt:
|
03/12/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM FOR USING FREE-ELECTRON LASER COMPATIBLE EUV BEAM FOR SEMICONDUCTOR WAFER METROLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14656412
|
Filing Dt:
|
03/12/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
METHODS, APPARATUS AND SYSTEM FOR PROVIDING SOURCE-DRAIN EPITAXY LAYER WITH LATERAL OVER-GROWTH SUPPRESSION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
14656671
|
Filing Dt:
|
03/12/2015
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
COMMON FABRICATION OF MULTIPLE FINFETs WITH DIFFERENT CHANNEL HEIGHTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14658279
|
Filing Dt:
|
03/16/2015
|
Title:
|
ELIMINATING FIELD OXIDE LOSS PRIOR TO FINFET SOURCE/DRAIN EPITAXIAL GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14658587
|
Filing Dt:
|
03/16/2015
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
OPTIMIZING PERFORMANCE OF A COMPUTER SYSTEM IN RESPONSE TO A SOFTWARE CHANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14659749
|
Filing Dt:
|
03/17/2015
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
SILICIDED NANOWIRES FOR NANOBRIDGE WEAK LINKS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2017
|
Application #:
|
14659793
|
Filing Dt:
|
03/17/2015
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
VOLTAGE-DRIVEN INTELLIGENT CHARACTERIZATION BENCH FOR SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2018
|
Application #:
|
14661202
|
Filing Dt:
|
03/18/2015
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
TRANSISTORS PATTERNED WITH ELECTROSTATIC DISCHARGE PROTECTION AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14661383
|
Filing Dt:
|
03/18/2015
|
Title:
|
REBALANCING IN TWIN CELL MEMORY SCHEMES TO ENABLE MULTIPLE WRITES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14662468
|
Filing Dt:
|
03/19/2015
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
Fabricating Shallow-Trench Isolation Semiconductor Devices To Reduce Or Eliminate Oxygen Diffusion
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
14662734
|
Filing Dt:
|
03/19/2015
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
TRANSISTOR STRUCTURE HAVING N-TYPE AND P-TYPE ELONGATED REGIONS INTERSECTING UNDER COMMON GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14663754
|
Filing Dt:
|
03/20/2015
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
DOUBLE SOLDER BUMPS ON SUBSTRATES FOR LOW TEMPERATURE FLIP CHIP BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14664435
|
Filing Dt:
|
03/20/2015
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
Process for Forming a Surrounding Gate for a Nanowire Using a Sacrificial Patternable Dielectric
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14665242
|
Filing Dt:
|
03/23/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
METHOD OF CHECKING THE LAYOUT INTEGRITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14667174
|
Filing Dt:
|
03/24/2015
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MANAGING COMPUTING SYSTEMS UTILIZING AUGMENTED REALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14667778
|
Filing Dt:
|
03/25/2015
|
Publication #:
|
|
Pub Dt:
|
09/29/2016
| | | | |
Title:
|
SHORT-CHANNEL NFET DEVICE
|
|