|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12002828
|
Filing Dt:
|
12/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
METHOD OF FABRICATING VERTICAL BODY-CONTACTED SOI TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
12004011
|
Filing Dt:
|
12/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
Structure for monitoring stress-induced degradation of conductive interconnects
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12013101
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR HIGH-VOLTAGE DEVICE STRUCTURES, METHODS OF FABRICATING SUCH DEVICE STRUCTURES, AND DESIGN STRUCTURES FOR HIGH-VOLTAGE CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12013138
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD OF CONTROLLING ORIENTATION OF DOMAINS IN BLOCK COPOLYMER FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12013163
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
ENHANCED VERIFICATION BY CLOSELY COUPLING A STRUCTURAL OVERAPPROXIMATION ALGORITHM AND A STRUCTURAL SATISFIABILITY SOLVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12013191
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
ENHANCED VERIFICATION BY CLOSELY COUPLING A STRUCTURAL OVERAPPROXIMATION ALGORITHM AND A STRUCTURAL SATISFLABILITY SOLVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12013220
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR REVERSING THE EFFECTS OF SEQUENTIAL REPARAMETERIZATION ON TRACES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12013235
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
REVERSING THE EFFECTS OF SEQUENTIAL REPARAMETERIZATION ON TRACES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12013444
|
Filing Dt:
|
01/12/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD OF USE OF EPOXY-CONTAINING CYCLOALIPHATIC ACRYLIC POLYMERS AS ORIENTATION CONTROL LAYERS FOR BLOCK COPOLYMER THIN FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
12013514
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
SEMICONDUCTOR TRANSISTORS HAVING HIGH-K GATE DIELECTRIC LAYERS, METAL GATE ELECTRODE REGIONS, AND LOW FRINGING CAPACITANCES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12013627
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHODS FOR FORMING A COMPOSITE PATTERN INCLUDING PRINTED RESOLUTION ASSIST FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12013642
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD OF ESTABLISHING A LOT GRADE SYSTEM FOR PRODUCT LOTS IN A SEMICONDUCTOR MANUFACTURING PROCESS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12013649
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
INTERCONNECT METALLIZATION HAVING A FLASH LAYER OF PLATINUM GROUP METAL FORMED BETWEEN A TANTALUM BARRIER SEQUENCE AND A CONDUCTIVE MATERIAL.
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12013653
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
LOCAL AREA SEMICONDUCTOR COOLING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
12013704
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
METHOD FOR METAL GATED ULTRA SHORT MOSFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12013790
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
HIGH PERFORMANCE COLLECTOR-UP BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12013817
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
LOW LAG TRANSFER GATE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
12013826
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
LOW LAG TRANSFER GATE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12013846
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR FABRICATING A HIGH-PERFORMANCE BAND-EDGE COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12013932
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
HYBRID CRYSTALLOGRAPHIC SURFACE ORIENTATION SUBSTRATE HAVING ONE OR MORE SOI REGIONS AND/OR BULK SEMICONDUCTOR REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
12013957
|
Filing Dt:
|
01/14/2008
|
Title:
|
METHOD OF FORMING POLYMER FEATURES BY DIRECTED SELF-ASSEMBLY OF BLOCK COPOLYMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
12014127
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
POLY FILLED SUBSTRATE CONTACT ON SOI STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
12014138
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
METHOD OF IDENTIFYING PATHS WITH DELAYS DOMINATED BY A PARTICULAR FACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12014240
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD FOR IDENTIFYING AND IMPLEMENTING FLEXIBLE LOGIC BLOCK LOGIC FOR EASY ENGINEERING CHANGES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12014408
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
DETERMINING ANGLE OF INCIDENCE WITH RESPECT TO WORKPIECE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12014501
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
DIGITAL CIRCUIT TO MEASURE AND/OR CORRECT DUTY CYCLES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12014511
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METAL GATE ELECTRODE STABILIZATION BY ALLOYING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
12014815
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
SIGE CHANNEL EPITAXIAL DEVELOPMENT FOR HIGH-K PFET MANUFACTURABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12014850
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
A METHOD OF FORMING A DUAL-PLANE COMPLEMENTARY METAL OXIDE SEMICONDUCTOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12014934
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
Method and Structure For NFET With Embedded Silicon Carbon
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12014940
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
REMOVING MATERIAL FROM DEFECTIVE OPENING IN GLASS MOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12014959
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
REMOVING MATERIAL FROM DEFECTIVE OPENING IN GLASS MOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12014977
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD TO IMPROVE WETTABILITY BY REDUCING LIQUID POLYMER MACROMOLECULE MOBILITY THROUGH FORMING POLYMER BLEND SYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12015041
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
AROMATIC FLUORINE-FREE PHOTOACID GENERATORS AND PHOTORESIST COMPOSITIONS CONTAINING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12015047
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
FLUORINE-FREE HETEROAROMATIC PHOTOACID GENERATORS AND PHOTORESIST COMPOSITIONS CONTAINING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12015077
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD TO CHECK MODEL ACCURACY DURING WAFER PATTERNING SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12015254
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
IMPLEMENTING ENHANCED LBIST TESTING OF PATHS INCLUDING ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
12015272
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
PATTERNED STRAINED SEMICONDUCTOR SUBSTRATE AND DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12015604
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
WAFER SCALE THIN FILM PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12015631
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
LOGIC TRANSFORMATION AND GATE PLACEMENT TO AVOID ROUTING CONGESTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12015754
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
METHOD TO RECOVER UNDERFILLED MODULES BY SELECTIVE REMOVAL OF DISCRETE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12015789
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
MONITORING STAGE ALIGNMENT AND RELATED STAGE AND CALIBRATION TARGET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12015795
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
CHARACTERIZING FILMS USING OPTICAL FILTER PSEUDO SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12015806
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
IMPLEMENTING ENHANCED SRAM WRITE AND READ PERFORMANCE RING OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12015825
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
METHOD AND MATERIAL FOR A THERMALLY CROSSLINKABLE RANDOM COPOLYMER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12016039
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
TRANSFER OF DATA FROM POSITIONAL DATA SOURCES TO PARTITIONED DATABASES IN RESTARTABLE ENVIRONMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12016312
|
Filing Dt:
|
01/18/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
DEEP TRENCH CAPACITOR IN A SOI SUBSTRATE HAVING A LATERALLY PROTRUDING BURIED STRAP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12016326
|
Filing Dt:
|
01/18/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
DISPOSABLE METALLIC OR SEMICONDUCTOR GATE SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12016453
|
Filing Dt:
|
01/18/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR CREATING A LOGICAL REPRESENTATION OF A FUNCTIONAL LOGIC SYSTEM FROM A PHYSICAL REPRESENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
12016594
|
Filing Dt:
|
01/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
HARDMASK FOR IMPROVED RELIABILITY OF SILICON BASED DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12017134
|
Filing Dt:
|
01/21/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
METHOD TO CONTROL SEMICONDUCTOR DEVICE OVERLAY USING POST ETCH IMAGE METROLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12017141
|
Filing Dt:
|
01/21/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
VIA GOUGING METHODS AND RELATED SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12017154
|
Filing Dt:
|
01/21/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING TRENCH DRAM WITH ASYMMETRIC STRAP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12017404
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
ENHANCED STATIC RANDOM ACCESS MEMORY STABILITY USING ASYMMETRIC ACCESS TRANSISTORS AND DESIGN STRUCTURE FOR SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
12017557
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
ANISOTROPIC STRESS GENERATION BY STRESS-GENERATING LINERS HAVING A SUBLITHOGRAPHIC WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12017598
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
TWO-DIMENSIONAL PATTERNING EMPLOYING SELF-ASSEMBLED MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12017779
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
MULTI-MODAL DATA ANALYSIS FOR DEFECT IDENTIFICATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12017848
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
METHOD TO ENHANCE PERFORMANCE OF COMPLEX METAL OXIDE PROGRAMMABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12018030
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
PROVIDING A MEMORY DEVICE HAVING A SHARED ERROR FEEDBACK PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12018316
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
SUB-LITHOGRAPHIC PRINTING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12018421
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
FILL HEAD FOR FULL-FIELD SOLDER COVERAGE WITH A ROTATABLE MEMBER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12018440
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR IMPROVED SRAM INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12018492
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
FINFET DEVICES AND METHODS FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12018541
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
ORGANIC GRADED SPIN ON BARC COMPOSITIONS FOR HIGH NA LITHOGRAPHY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12018640
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
HARDMASK FOR IMPROVED RELIABILITY OF SILICON BASED DIELECTRICS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12018886
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH BURIED ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
12018915
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
MEMORY DEVICES USING CARBON NANOTUBE (CNT) TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12019125
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
METHODOLOGY AND SYSTEM FOR DETERMINING NUMERICAL ERRORS IN PIXEL-BASED IMAGING SIMULATION IN DESIGNING LITHOGRAPHIC MASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12019153
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR A DEVICE SOUND INTERFACE MANAGER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12019240
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
SELF-REPAIR INTEGRATED CIRCUIT AND REPAIR METHOD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12019403
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
METHOD FOR FORMING THIN FILM HEADS USING A BI-LAYER ANTI-REFLECTION COATING FOR PHOTOLITHOGRAPHIC APPLICATIONS AND A DEVICE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12019676
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
LOW ACTIVATION ENERGY DISSOLUTION MODIFICATION AGENTS FOR PHOTORESIST APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
12019746
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
NON-VOLATILE SWITCHING AND MEMORY DEVICES USING VERTICAL NANOTUBES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12019913
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
RADIO FREQUENCY INTEGRATED CIRCUIT WITH ON-CHIP NOISE SOURCE FOR SELF-TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12020534
|
Filing Dt:
|
01/26/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
CONSTRUCTION OF RELIABLE STACKED VIA IN ELECTRONIC SUBSTRATES - VERTICAL STIFFNESS CONTROL METHOD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12020561
|
Filing Dt:
|
01/27/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
EMBEDDED CONSTRAINER DISCS FOR RELIABLE STACKED VIAS IN ELECTRONIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12020565
|
Filing Dt:
|
01/27/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
CLUSTERED STACKED VIAS FOR RELIABLE ELECTRONIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12020643
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
FLEXIBLE MULTILAYER PRINTED CIRCUIT ASSEMBLY WITH REDUCED EMI EMISSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12020879
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
AFFINITY-BASED CLUSTERING OF VECTORS FOR PARTITIONING THE COLUMNS OF A MATRIX
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12020916
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
LOCAL STRESS ENGINEERING FOR CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
12021242
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR REAL-TIME ESTIMATION AND PREDICTION OF THE THERMAL STATE OF A MICROPROCESSOR UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12021316
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
NOBLE METAL CAP FOR INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
12021321
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
FINE PITCH SOLDER BUMP STRUCTURE WITH BUILT-IN STRESS BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12021333
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
MODIFYING LAYOUT OF IC BASED ON FUNCTION OF INTERCONNECT AND RELATED CIRCUIT AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12021339
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
ON-CHIP INTEGRATED VOLTAGE-CONTROLLED VARIABLE INDUCTOR, METHODS OF MAKING AND TUNING SUCH VARIABLE INDUCTORS, AND DESIGN STRUCTURES INTEGRATING SUCH VARIABLE INDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
12021459
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
CIRCUITS AND DESIGN STRUCTURES FOR MONITORING NBTI (NEGATIVE BIAS TEMPERATURE INSTABILITY) EFFECT AND/OR PBTI (POSITIVE BIAS TEMPERATURE INSTABILITY) EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12021577
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
PORE PHASE CHANGE MATERIAL CELL FABRICATED FROM RECESSED PILLAR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
12021950
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
USING STATISTICAL SIGNATURES FOR TESTING HIGH-SPEED CIRCUITS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12022202
|
Filing Dt:
|
01/30/2008
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
SHALLOW TRENCH ISOLATION STRUCTURE FOR SHIELDING TRAPPED CHARGE IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12022292
|
Filing Dt:
|
01/30/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
COMPLEMENTARY METAL GATE DENSE INTERCONNECT AND METHOD OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12022448
|
Filing Dt:
|
01/30/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
METHOD AND SYSTEM OF MONITORING MANUFACTURING EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12022869
|
Filing Dt:
|
01/30/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING A FULL SYSTEM INTEGRATED CIRCUIT DESIGN BY STATISTICAL FAULT INJECTION USING HARDWARE-BASED SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12022951
|
Filing Dt:
|
01/30/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
REGULAR LOCAL CLOCK BUFFER PLACEMENT AND LATCH CLUSTERING BY ITERATIVE OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
12023175
|
Filing Dt:
|
01/31/2008
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
TRENCH MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12023318
|
Filing Dt:
|
01/31/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
HIGH PURITY Cu STRUCTURE FOR INTERCONNECT APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12023337
|
Filing Dt:
|
01/31/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
LSSD COMPATIBILITY FOR GSD UNIFIED GLOBAL CLOCK BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12023347
|
Filing Dt:
|
01/31/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
MULTI-GATED, HIGH-MOBILITY, DENSITY IMPROVED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12023887
|
Filing Dt:
|
01/31/2008
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR MAKING COPLANAR ISOLATED REGIONS OF DIFFERENT SEMICONDUCTOR MATERIALS ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
12024078
|
Filing Dt:
|
01/31/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
DATA TRANSMISSION SYSTEM AND METHOD OF CORRECTING AN ERROR IN PARALLEL DATA PATHS OF A DATA TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12024188
|
Filing Dt:
|
02/01/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
ELECTRICALLY DRIVEN OPTICAL PROXIMITY CORRECTION
|
|