|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12478098
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
3-D SINGLE GATE INVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12478105
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
EMBEDDED INTERCONNECTS, AND METHODS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12478316
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
PROGRAMMABLE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12478385
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
VERTICAL COPLANAR WAVEGUIDE WITH TUNABLE CHARACTERISTIC IMPEDANCE DESIGN STRUCTURE AND METHOD OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12478442
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
WET DEVELOPABLE BOTTOM ANTIREFLECTIVE COATING COMPOSITION AND METHOD FOR USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12478477
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
ISOLATING FAULTY DECOUPLING CAPACITORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12478850
|
Filing Dt:
|
06/05/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
DUAL DAMASCENE PROCESSING FOR GATE CONDUCTOR AND ACTIVE AREA TO FIRST METAL LEVEL INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12479797
|
Filing Dt:
|
06/06/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
THREE DIMENSIONAL AIR FLOW SENSORS FOR DATA CENTER COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12479914
|
Filing Dt:
|
06/08/2009
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
Title:
|
DIGITAL RELIABILITY MONITOR HAVING AUTONOMIC REPAIR AND NOTIFICATION CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12480163
|
Filing Dt:
|
06/08/2009
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
NANO/MICROWIRE SOLAR CELL FABRICATED BY NANO/MICROSPHERE LITHOGRAPHY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12480254
|
Filing Dt:
|
06/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
MOSFET ON SILICON-ON-INSULATOR WITH INTERNAL BODY CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12482500
|
Filing Dt:
|
06/11/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
PATTERNING NANO-SCALE PATTERNS ON A FILM COMPRISING UNZIPPING POLYMER CHAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12482504
|
Filing Dt:
|
06/11/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
OPTIMIZING INTEGRATED CIRCUIT CHIP DESIGNS FOR OPTICAL PROXIMITY CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12482583
|
Filing Dt:
|
06/11/2009
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
METHOD OF POSITIONING PATTERNS FROM BLOCK COPOLYMER SELF-ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
12482763
|
Filing Dt:
|
06/11/2009
|
Title:
|
LOCAL METALLIZATION AND USE THEREOF IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12483289
|
Filing Dt:
|
06/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR EFFICIENT LIVE APPLICATION MIGRATION WITHIN BANDWIDTH CONSTRAINED NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12483364
|
Filing Dt:
|
06/12/2009
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
STRUCTURE FOR REDUCTION OF SOFT ERROR RATES IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12483414
|
Filing Dt:
|
06/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
MULTI-CHIP RETICLE PHOTOMASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12483588
|
Filing Dt:
|
06/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
INTERCONNECT STRUCTURE FABRICATED WITHOUT DRY PLASMA ETCH PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12483757
|
Filing Dt:
|
06/12/2009
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
CONTROL OF CARBON NANOTUBE DIAMETER USING CVD OR PECVD GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12484326
|
Filing Dt:
|
06/15/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
MANAGING COMPONENET COUPLING IN AN OBJECT-CENTRIC PROCESS IMPLEMENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12485366
|
Filing Dt:
|
06/16/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
SELF-ALIGNED DUAL DAMASCENE BEOL STRUCTURES WITH PATTERNABLE LOW- K MATERIAL AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
12486342
|
Filing Dt:
|
06/17/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
AIRGAP-CONTAINING INTERCONNECT STRUCTURE WITH IMPROVED PATTERNABLE LOW-K MATERIAL AND METHOD OF FABRICATING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
12486513
|
Filing Dt:
|
06/17/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
APPARATUS, SYSTEM, AND METHOD FOR EFFICIENT USE OF MIRRORED STORAGE CLOUDS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12486973
|
Filing Dt:
|
06/18/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
DETECTING AND RECOVERING FROM SILENT DATA ERRORS IN APPLICATION CLONING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12487202
|
Filing Dt:
|
06/18/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
PLANAR AND NON-PLANAR CMOS DEVICES WITH MULTIPLE TUNED THRESHOLD VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12487248
|
Filing Dt:
|
06/18/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
SCAVANGING METAL STACK FOR A HIGH-K GATE DIELECTRIC
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12488783
|
Filing Dt:
|
06/22/2009
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR MANUFACTURING DEVICE WITH A V-SHAPE CHANNEL NMOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12488795
|
Filing Dt:
|
06/22/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
REWRITABLE MEMORY DEVICE BASED ON SEGREGATION/RE-ABSORPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12488821
|
Filing Dt:
|
06/22/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
THERMAL SWITCH FOR INTEGRATED CIRCUITS, DESIGN STRUCTURE, AND METHOD OF SENSING TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12488899
|
Filing Dt:
|
06/22/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
BIPOLAR TRANSISTOR STRUCTURE AND METHOD INCLUDING EMITTER-BASE INTERFACE IMPURITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12489774
|
Filing Dt:
|
06/23/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12490732
|
Filing Dt:
|
06/24/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR ESTABLISHING CORRESPONDENCE, MATCHING AND REPAIRING THREE DIMENSIONAL SURFACES OF ARBITRARY GENUS AND ARBITRARY TOPOLOGY IN TWO DIMENSIONS USING GLOBAL PARAMETERIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12490804
|
Filing Dt:
|
06/24/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
METHOD FOR FORMING INTEGRATED CIRCUIT ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12490872
|
Filing Dt:
|
06/24/2009
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
CONTINUOUSLY REFERENCING SIGNALS OVER MULTIPLE LAYERS IN LAMINATE PACKAGES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12491270
|
Filing Dt:
|
06/25/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE MANUFACTURING METHODS USING HARD MASK AND PHOTORESIST COMBINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12491438
|
Filing Dt:
|
06/25/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
ELECTRICAL PROPERTY ALTERING, PLANAR MEMBER WITH SOLDER ELEMENT IN IC CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12491816
|
Filing Dt:
|
06/25/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
PHASE CHANGE MEMORY WITH FINITE ANNULAR CONDUCTIVE PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12492056
|
Filing Dt:
|
06/25/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM FOR REDUCING POWER CONSUMPTION BASED ON STORAGE DEVICE DATA MIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12492198
|
Filing Dt:
|
06/26/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
MULTI-SEGMENTS MODELING BOND WIRE INTERCONNECTS WITH 2D SIMULATIONS IN HIGH SPEED, HIGH DENSITY WIRE BOND PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12492301
|
Filing Dt:
|
06/26/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
MODEL-BASED RETARGETING OF LAYOUT PATTERNS FOR SUB-WAVELENGTH PHOTOLITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12492419
|
Filing Dt:
|
06/26/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
DYNAMIC QUADRATURE CLOCK CORRECTION FOR A PHASE ROTATOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12493319
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
HEAT SINK ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12493383
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
SCALING OF BIPOLAR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12493549
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
METHOD OF CREATING ASYMMETRIC FIELD-EFFECT-TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12493599
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
TEMPERATURE-CONTROLLED 3-DIMENSIONAL BUS PLACEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12493616
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
ELECTRICALLY PROGRAMMABLE FUSE USING ANISOMETRIC CONTACTS AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12493811
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
NANOFLUDIC FIELD EFFECT TRANSISTOR BASED ON SURFACE CHARGE MODULATED NANOCHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12494460
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
LEAKAGE CURRENT MITIGATION IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12494642
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
SKEWED DOUBLE DIFFERENTIAL PAIR CIRCUIT FOR OFFSET CANCELLLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12494671
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
COMPACT MILLIMETER WAVE PACKAGES WITH INTEGRATED ANTENNAS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12494723
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
METHOD AND SYSTEM OF LINKING ON-CHIP PARASITIC COUPLING CAPACITANCE INTO DISTRIBUTED PRE-LAYOUT PASSIVE MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12495027
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
PIEZO-EFFECT TRANSISTOR DEVICE AND APPLICATIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12495989
|
Filing Dt:
|
07/01/2009
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
FORMING UNIFORM SILICIDE ON 3D STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12496006
|
Filing Dt:
|
07/01/2009
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
REDUCED DEFECT SEMICONDUCTOR-ON-INSULATOR HETERO-STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12496784
|
Filing Dt:
|
07/02/2009
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
METHODS OF FORMING METAL OXIDE NANOSTRUCTURES, AND NANOSTRUCTURES THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12497499
|
Filing Dt:
|
07/02/2009
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
LOGIC DIFFERENCE SYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12497596
|
Filing Dt:
|
07/03/2009
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
THERMALLY INSULATED PHASE CHANGE MATERIAL MEMORY CELLS WITH PILLAR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12497903
|
Filing Dt:
|
07/06/2009
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
NEGATIVE THERMAL EXPANSION SYSTEM (NTES) DEVICE FOR TCE COMPENSATION IN ELASTOMER COMPSITES AND CONDUCTIVE ELASTOMER INTERCONNECTS IN MICROELECTRONIC PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12498175
|
Filing Dt:
|
07/06/2009
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
APPARATUS FOR NONVOLATILE MULTI-PROGRAMMABLE ELECTRONIC FUSE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12498463
|
Filing Dt:
|
07/07/2009
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
TEMPERATURE CONTROL DEVICE FOR OPTOELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12498840
|
Filing Dt:
|
07/07/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH REDUCED SWITCHABLE VOLUME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12499419
|
Filing Dt:
|
07/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
ALIGNMENT CORRECTION SYSTEM AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12499452
|
Filing Dt:
|
07/08/2009
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING TRENCH CAPACITOR AND TRENCH RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12500022
|
Filing Dt:
|
07/09/2009
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12500396
|
Filing Dt:
|
07/09/2009
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
HIGH PERFORMANCE 3D FET STRUCTURES, AND METHODS FOR FORMING THE SAME USING PREFERENTIAL CRYSTALLOGRAPHIC ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12500659
|
Filing Dt:
|
07/10/2009
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
PHASE CHANGE MATERIAL WITH FILAMENT ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12501501
|
Filing Dt:
|
07/13/2009
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
UTILIZING AN UNSAT PROOF FOR MODEL CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12501566
|
Filing Dt:
|
07/13/2009
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
METHOD FOR MULTI-CYCLE CLOCK GATING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12502690
|
Filing Dt:
|
07/14/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
ENGINEERED INTERCONNECT DIELECTRIC CAPS HAVING COMPRESSIVE STRESS AND INTERCONNECT STRUCTURES CONTAINING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
12502948
|
Filing Dt:
|
07/14/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
SYSTEM AND METHOD FOR AUTOMATED CONFIGURATION CONTROL, AUDIT VERIFICATION AND PROCESS ANALYTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12503870
|
Filing Dt:
|
07/16/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
IC CHIP PACKAGE HAVING IC CHIP WITH OVERHANG AND/OR BGA BLOCKING UNDERFILL MATERIAL FLOW AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12503924
|
Filing Dt:
|
07/16/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
METHOD OF PERFORMING STATIC TIMING ANALYSIS CONSIDERING ABSTRACTED CELL'S INTERCONNECT PARASITICS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12505603
|
Filing Dt:
|
07/20/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
Nanostructure For Changing Electric Mobility
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12505824
|
Filing Dt:
|
07/20/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
SELECTIVE FLOATING BODY SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12505894
|
Filing Dt:
|
07/20/2009
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
FINFET STRUCTURE WITH MULTIPLY STRESSED GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12506270
|
Filing Dt:
|
07/21/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
BIAS-CONTROLLED DEEP TRENCH SUBSTRATE NOISE ISOLATION INTEGRATED CIRCUIT DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12506770
|
Filing Dt:
|
07/21/2009
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
HIGH PERFORMANCE STRESS-ENHANCE MOSFET AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12507150
|
Filing Dt:
|
07/22/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
METHOD AND STRUCTURES FOR IMPROVING SUBSTRATE LOSS AND LINEARITY IN SOI SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
12507481
|
Filing Dt:
|
07/22/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
SYSTEM AND METHOD OF MASKING ELECTROMAGNETIC INTERFERENCE (EMI) EMISSIONS OF A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12507591
|
Filing Dt:
|
07/22/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
SILICON CARRIER STRUCTURE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12507968
|
Filing Dt:
|
07/23/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
CALIXARENE BLENDED MOLECULAR GLASS PHOTORESISTS AND PROCESSES OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12508177
|
Filing Dt:
|
07/23/2009
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
DUAL METAL GATE SELF-ALIGNED INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12508235
|
Filing Dt:
|
07/23/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
INTEGRATABLE EFFICIENT SWITCHING DOWN CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12508652
|
Filing Dt:
|
07/24/2009
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
FUSED AROMATIC STRUCTURES AND METHODS FOR PHOTOLITHOGRAPHIC APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12508665
|
Filing Dt:
|
07/24/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
LEAKAGE SENSOR AND SWITCH DEVICE FOR DEEP-TRENCH CAPACITOR ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12508783
|
Filing Dt:
|
07/24/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
AUTOMATED DISASTER RECOVERY PLANNING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12508962
|
Filing Dt:
|
07/24/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
FUSE LINK STRUCTURES USING FILM STRESS FOR PROGRAMMING AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12509780
|
Filing Dt:
|
07/27/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
THREE DIMENSIONAL INTEGRATED DEEP TRENCH DECOUPLING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12509885
|
Filing Dt:
|
07/27/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
FORMATION OF ALLOY LINER BY REACTION OF DIFFUSION BARRIER AND SEED LAYER FOR INTERCONNECT APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12509889
|
Filing Dt:
|
07/27/2009
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
NONVOLATILE MEMORY CELL COMPRISING A CHALCOGENIDE AND A TRANSITION METAL OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12509900
|
Filing Dt:
|
07/27/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
METHOD FOR DOUBLING PATTERN DENSITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12510588
|
Filing Dt:
|
07/28/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
PCM WITH POLY-EMITTER BJT ACCESS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12510955
|
Filing Dt:
|
07/28/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH UPSTANDING STYLUS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12511440
|
Filing Dt:
|
07/29/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
SOI TRANSISTORS HAVING AN EMBEDDED EXTENSION REGION TO IMPROVE EXTENSION RESISTANCE AND CHANNEL STRAIN CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12511535
|
Filing Dt:
|
07/29/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
METHOD OF FABRICATING A DEVICE USING LOW TEMPERATURE ANNEAL PROCESSES, A DEVICE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12511602
|
Filing Dt:
|
07/29/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
PHASE CHANGE MEMORY WITH TAPERED HEATER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12511662
|
Filing Dt:
|
07/29/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
PROGRAMMABLE VIA DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
12512559
|
Filing Dt:
|
07/30/2009
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
Gated Diode Memory Cells
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12512582
|
Filing Dt:
|
07/30/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
GATED DIODE MEMORY CELLS
|
|