|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10931868
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
PRECURSOR MIXTURES FOR USE IN PREPARING LAYERS ON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10931924
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD OF FORMING EPITAXIAL SILICON-COMPRISING MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
10931946
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
MULTIPLE-DEPTH STI TRENCHES IN INTEGRATED CIRCUIT FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10931959
|
Filing Dt:
|
08/31/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
SUBSTRATE SEMICONDUTOR DIE, MULTICHIP MODULE, AND SYSTEM INCLUDING A VIA STRUCTURE COMPRISING A PLURALITY OF CONDUCTIVE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10932129
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD OF FORMING A LAYER COMPRISING EPITAXIAL SILICON AND A FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
10932149
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
DEPOSITION METHODS USING HETEROLEPTIC PRECURSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
10932150
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
TRANSISTOR DEVICES, TRANSISTOR STRUCTURES AND SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
10932151
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
Methods of forming layers comprising epitaxial silicon
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10932156
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
BARRIER LAYER, IC VIA, AND IC LINE FORMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10932192
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
DUAL-GATE TRANSISTOR DEVICE AND METHOD OF FORMING A DUAL-GATE TRANSISTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10932218
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE CONTACTS TO SOURCE/DRAIN REGIONS AND METHODS OF FORMING LOCAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10932282
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
PLASMA ETCHING METHODS AND METHODS OF FORMING MEMORY DEVICES COMPRISING A CHALCOGENIDE COMPRISING LAYER RECEIVED OPERABLY PROXIMATE CONDUCTIVE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10932287
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
REDUCED BARRIER PHOTODIODE/GATE DEVICE STRUCTURE FOR HIGH EFFICIENCY CHARGE TRANSFER AND REDUCED LAG AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
10932327
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
LOW RESISTANCE PERIPHERAL LOCAL INTERCONNECT CONTACTS WITH SELECTIVE WET STRIP OF TITANIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
10932470
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
REACTORS WITH ISOLATED GAS CONNECTORS AND METHODS FOR DEPOSITING MATERIALS ONTO MICRO-DEVICE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10932471
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
MULTI-FUNCTIONAL SOLDER AND ARTICLES MADE THEREWITH, SUCH AS MICROELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10932473
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
EMBEDDED DRAM CACHE MEMORY AND METHOD HAVING REDUCED LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10932480
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
LOW SUPPLY VOLTAGE TEMPERATURE COMPENSATED REFERENCE VOLTAGE GENERATOR AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10932489
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
SENSING SCHEME FOR LOW-VOLTAGE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
10932496
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
MEMORY WITH ELEMENT REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10932524
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
ETCHING OF HIGH ASPECT RATION STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10932529
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
HIGH SPEED LOW VOLTAGE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10932542
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR STANDBY POWER REDUCTION IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10932585
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
MULTI-FUNCTIONAL SOLDER AND ARTICLES MADE THEREWITH, SUCH AS MICROELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10932707
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
REDUCTION OF FUSIBLE LINKS AND ASSOCIATED CIRCUITRY ON MEMORY DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
10932795
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
PROTECTION OF TUNNEL DIELECTRIC USING EPITAXIAL SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
10932835
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICES INCLUDING POROUS INSULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10932842
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHODS FOR PACKAGING MICROFEATURE DEVICES AND MICROFEATURE DEVICES FORMED BY SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10932858
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
VOLTAGE AND TEMPERATURE COMPENSATED PULSE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10932897
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
PROVIDING A REGISTER FILE MEMORY WITH LOCAL ADDRESSING IN A SIMD PARALLEL PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10932936
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
MEMORY WITH ELEMENT REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
10932940
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
MOLDED STIFFENER FOR THIN SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10932948
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
MEMORY WITH ELEMENT REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10932949
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
LOW REMANENCE FLUX CONCENTRATOR FOR MRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10932954
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
GATE COUPLING IN FLOATING-GATE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10932963
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
NOISE SUPPRESSION IN MEMORY DEVICE SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
10932993
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
MASK MATERIAL CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10933026
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND OTHER ELECTRONIC COMPONENTS INCLUDING POROUS INSULATORS CREATED FROM "VOID" CREATING MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10933040
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
MEMORY CELL, ARRAY, DEVICE AND SYSTEM WITH OVERLAPPING BURIED DIGIT LINE AND ACTIVE AREA AND METHOD FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
10933053
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHODS AND SYSTEMS FOR REMOVING MATERIALS FROM MICROFEATURE WORKPIECES WITH ORGANIC AND/OR NON-AQUEOUS ELECTROLYTIC MEDIA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10933060
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGES WITH RECESSED INTERCONNECTING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
10933061
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
METHODS FOR FORMING POROUS INSULATOR STRUCTURES ON SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
10933062
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
DRAM CELLS WITH VERTICAL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10933144
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR COMPONENTS WITH THINNED SUBSTRATE, BACK SIDE CONTACTS AND CIRCUIT SIDE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
10933161
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
RECESSED GATE DIELECTRIC ANTIFUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
10933196
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
NAND FLASH DEPLETION CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
10933197
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD FOR CREATING CONDUCTIVE ELEMENTS FOR SEMICONDUCTOR DEVICE STRUCTURES USING LASER ABLATION PROCESSES AND METHODS OF FABRICATING SEMICONDUCTOR DEVICE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10933201
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
SELECTIVE POLYSILICON STUD GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
10933204
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
DELAY LOCK LOOP PHASE GLITCH ERROR FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10933205
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
NON-VOLATILE ONE TIME PROGRAMMABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10933794
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
FABRICATION OF STACKED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10933814
|
Filing Dt:
|
09/02/2004
|
Title:
|
LONG RETENTION TIME SINGLE TRANSISTOR VERTICAL MEMORY GAIN CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10933823
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
NONCONTACT LOCALIZED ELECTROCHEMICAL DEPOSITION OF METAL THIN FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10933843
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
MULTIPLE DIE STACK APPARATUS EMPLOYING T-SHAPED INTERPOSER ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10933844
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
PINCH-STYLE SUPPORT CONTACT, METHOD OF ENABLING ELECTRICAL COMMUNICATION WITH AND SUPPORTING AN IC PACKAGE, AND SOCKET INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
10933847
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
SLOPED VIAS IN A SUBSTRATE, SPRING-LIKE CONTACTS, AND METHODS OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10933889
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
METHODS FOR SECURING COMPONENTS OF SEMICONDUCTOR DEVICE ASSEMBLIES TO EACH OTHER WITH HYBRID ADHESIVE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10933890
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
APPARATUS FOR STABILIZING HIGH PRESSURE OXIDATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
10933927
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
CHEMICAL-MECHANICAL POLISHING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10934109
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHODS FOR PACKAGING A PLURALITY OF SEMICONDUCTOR DICE USING A FLOWABLE DIELECTRIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10934220
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
METHODS FOR WAFER-LEVEL PACKAGING OF MICROELECTRONIC DEVICES AND MICROELECTRONIC DEVICES FORMED BY SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10934299
|
Filing Dt:
|
09/02/2004
|
Title:
|
HIGH-DENSITY SINGLE TRANSISTOR VERTICAL MEMORY GAIN CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
10934317
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD TO ALIGN MASK PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
10934621
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
VERTICAL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10934635
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
SELECTIVE NICKEL PLATING OF ALUMINUM, COPPER, AND TUNGSTEN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10934640
|
Filing Dt:
|
09/03/2004
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
PROCESSING REPLIES TO REQUEST PACKETS IN AN ADVANCED SWITCHING CONTEXT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10934709
|
Filing Dt:
|
09/03/2004
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
IMAGE CAPTURE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
10935902
|
Filing Dt:
|
09/07/2004
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
TRAINING PATTERN BASED DE-SKEW MECHANISM AND FRAME ALIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10936304
|
Filing Dt:
|
09/07/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
SOLDER MASKS INCLUDING DAMS FOR AT LEAST PARTIALLY SURROUNDING TERMINALS OF A CARRIER SUBSTRATE AND RECESSED AREAS POSITIONED ADJACENT TO THE DAMS, AND CARRIER SUBSTRATES INCLUDING SUCH SOLDER MASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10938667
|
Filing Dt:
|
09/09/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
METHODS OF FORMING MAGNETORESISTIVE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10939145
|
Filing Dt:
|
09/10/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
FORMING PHASE CHANGE MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
10939237
|
Filing Dt:
|
09/10/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
CONTROLLED BREAKDOWN PHASE CHANGE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10939248
|
Filing Dt:
|
09/09/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
MAGNETORESISTIVE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10940803
|
Filing Dt:
|
08/31/2004
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
HIGH DIELECTRIC CONSTANT TRANSITION METAL OXIDE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10940805
|
Filing Dt:
|
08/31/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
PREVENTION OF PHOTORESIST SCUMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10941692
|
Filing Dt:
|
09/15/2004
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
LOW POWER PROGRAMMING TECHNIQUE FOR A FLOATING BODY MEMORY TRANSISTOR, MEMORY CELL, AND MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10941735
|
Filing Dt:
|
09/13/2004
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
DOUBLE-SIDED CAPACITOR STRUCTURE FOR A SEMICONDUCTOR DEVICE AND A METHOD FOR FORMING THE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10942147
|
Filing Dt:
|
09/16/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
FILM BULK ACOUSTIC RESONATOR STRUCTURE AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
10945797
|
Filing Dt:
|
09/21/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
DEVICE AND METHODS FOR INCREASING WIRELESS CONNECTION SPEEDS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10946770
|
Filing Dt:
|
09/22/2004
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
DEVICES HAVING IMPROVED CAPACITANCE AND METHODS OF THEIR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10948884
|
Filing Dt:
|
09/24/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
PHASE CHANGE MEMORY WITH A SELECT DEVICE HAVING A BREAKDOWN LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10949090
|
Filing Dt:
|
09/24/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
PHASE CHANGE MEMORY WITH DAMASCENE MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10949376
|
Filing Dt:
|
09/27/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
REDUCING SWING LINE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
10949904
|
Filing Dt:
|
09/24/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
SEMICONDUCTOR COMPONENT HAVING DUMMY SEGMENTS WITH TRAPPED CORNER AIR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10950726
|
Filing Dt:
|
09/27/2004
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
FULLY DEPLETED SILICON-ON-INSULATOR CMOS LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
10951997
|
Filing Dt:
|
09/28/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
METHOD TO ADDRESS CARBON INCORPORATION IN AN INTERPOLY OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10952728
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY (CAM) DEVICE EMPLOYING A RECIRCULATING SHIFT REGISTER FOR DATA STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10954079
|
Filing Dt:
|
09/28/2004
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
METHODS OF FORMING DEVICES, CONSTRUCTIONS AND SYSTEMS COMPRISING THYRISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10956804
|
Filing Dt:
|
10/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METHOD OF MAKING AN INTERPOSER WITH CONTACT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10958936
|
Filing Dt:
|
10/05/2004
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
Title:
|
CAPACITOR SUPPORTED PRECHARGING OF MEMORY DIGIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10959252
|
Filing Dt:
|
10/04/2004
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
PROCESSES OF FORMING STACKED RESISTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10959253
|
Filing Dt:
|
10/04/2004
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
COMPUTER SYSTEMS CONTAINING RESISTORS WHICH INCLUDE DOPED SILICON/GERMANIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10959268
|
Filing Dt:
|
10/04/2004
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10959272
|
Filing Dt:
|
10/04/2004
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
10962657
|
Filing Dt:
|
10/13/2004
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
TRENCH DRAM CELL WITH VERTICAL DEVICE AND BURIED WORD LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
10963346
|
Filing Dt:
|
10/12/2004
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
SUPER HIGH DENSITY MODULE WITH INTEGRATED WAFER LEVEL PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
10963579
|
Filing Dt:
|
10/14/2004
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
METHOD FOR REDUCING DIFFUSION THROUGH FERROMAGNETIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10964049
|
Filing Dt:
|
10/12/2004
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
PROCESS FOR MANUFACTURING A DUAL CHARGE STORAGE LOCATION MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
10964160
|
Filing Dt:
|
10/12/2004
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
MULTILEVEL MEMORY DEVICE WITH MEMORY CELLS STORING NON-POWER OF TWO VOLTAGE LEVELS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10967064
|
Filing Dt:
|
10/14/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUNDANCY MEMORY DECODING
|
|