|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13535676
|
Filing Dt:
|
06/28/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
3-D STACKED MULTIPROCESSOR STRUCTURES AND METHODS TO ENABLE RELIABLE OPERATION OF PROCESSORS AT SPEEDS ABOVE SPECIFIED LIMITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
13535694
|
Filing Dt:
|
06/28/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
Enhanced Modularity in Heterogeneous 3D Stacks
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13535812
|
Filing Dt:
|
06/28/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
HIGH EFFICIENCY SOLAR CELLS FABRICATED BY INEXPENSIVE PECVD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13535888
|
Filing Dt:
|
06/28/2012
|
Title:
|
DOUBLE LAYER INTERLEAVED P-N DIODE MODULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13536163
|
Filing Dt:
|
06/28/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
INTEGRATED DESIGN ENVIRONMENT FOR NANOPHOTONICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13536366
|
Filing Dt:
|
06/28/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
METHOD OF FORMING SWITCHING DEVICE HAVING A MOLYBDENUM OXYNITRIDE METAL GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13537101
|
Filing Dt:
|
06/29/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
COMPOSITE HIGH-K GATE DIELECTRIC STACK FOR REDUCING GATE LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
13537177
|
Filing Dt:
|
06/29/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
DEVELOPABLE BOTTOM ANTIREFLECTIVE COATING COMPOSITION AND PATTERN FORMING METHOD USING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13537334
|
Filing Dt:
|
06/29/2012
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR WITH AIR GAP DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13538025
|
Filing Dt:
|
06/29/2012
|
Title:
|
CHEMICAL DETECTION WITH MOSFET SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13538276
|
Filing Dt:
|
06/29/2012
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
HIGH-RESOLUTION PHASE INTERPOLATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13538621
|
Filing Dt:
|
06/29/2012
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
HIGH-RESOLUTION PHASE INTERPOLATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13539440
|
Filing Dt:
|
06/30/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
SEPARATE REFINEMENT OF LOCAL WIRELENGTH AND LOCAL MODULE DENSITY IN INTERMEDIATE PLACEMENT OF AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13539480
|
Filing Dt:
|
07/01/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
CONSTRUCTION OF RELIABLE STACKED VIA IN ELECTRONIC SUBSTRATES - VERTICAL STIFFNESS CONTROL METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13539544
|
Filing Dt:
|
07/02/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
PINNING MAGNETIC DOMAIN WALLS IN A MAGNETIC DOMAIN SHIFT REGISTER MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13539700
|
Filing Dt:
|
07/02/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
METAL GATE AND HIGH-K DIELECTRIC DEVICES WITH PFET CHANNEL SIGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13539727
|
Filing Dt:
|
07/02/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
FINFET STRUCTURE WITH MULTIPLE WORKFUNCTIONS AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13539830
|
Filing Dt:
|
07/02/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICES FORMED ON A CONTINUOUS ACTIVE REGION WITH AN ISOLATING CONDUCTIVE STRUCTURE POSITIONED BETWEEN SUCH SEMICONDUCTOR DEVICES, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13539837
|
Filing Dt:
|
07/02/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING IMPROVED METAL GATE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13541022
|
Filing Dt:
|
07/03/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
Nanowire Tunnel Field Effect Transistors
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13542003
|
Filing Dt:
|
07/05/2012
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
FIELD-EFFECT-TRANSISTOR WITH SELF-ALIGNED DIFFUSION CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13542561
|
Filing Dt:
|
07/05/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
INTEGRATED CIRCUITS HAVING PLACE-EFFICIENT CAPACITORS AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13543061
|
Filing Dt:
|
07/06/2012
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
DOMAIN WALL MOTION IN PERPENDICULARLY MAGNETIZED WIRES HAVING MAGNETIC MULTILAYERS WITH ENGINEERED INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13543090
|
Filing Dt:
|
07/06/2012
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
DOMAIN WALL MOTION IN PERPENDICULARLY MAGNETIZED WIRES HAVING ARTIFICIAL ANTIFERROMAGNETICALLY COUPLED MULTILAYERS WITH ENGINEERED INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13544093
|
Filing Dt:
|
07/09/2012
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
STRAINED SILICON AND STRAINED SILICON GERMANIUM ON INSULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13544134
|
Filing Dt:
|
07/09/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
INTEGRATED DESIGN ENVIRONMENT FOR NANOPHOTONICS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13544259
|
Filing Dt:
|
07/09/2012
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
METHODS OF FORMING FINFET DEVICES WITH ALTERNATIVE CHANNEL MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13544415
|
Filing Dt:
|
07/09/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
HIGH EFFICIENCY SOLAR CELLS FABRICATED BY INEXPENSIVE PECVD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13545224
|
Filing Dt:
|
07/10/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
FIELD EFFECT TRANSISTORS WITH VARYING THRESHOLD VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
13545597
|
Filing Dt:
|
07/10/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
REPLACEMENT GATE FINFET STRUCTURES WITH HIGH MOBILITY CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13545621
|
Filing Dt:
|
07/10/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
FINFET DEVICE WITH A GRAPHENE GATE ELECTRODE AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13545624
|
Filing Dt:
|
07/10/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
STRESS ENHANCED CMOS CIRCUITS AND METHODS FOR THEIR MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13546150
|
Filing Dt:
|
07/11/2012
|
Title:
|
INVERSION MODE VARACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
13546151
|
Filing Dt:
|
07/11/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
PRECAST THERMAL INTERFACE ADHESIVE FOR EASY AND REPEATED, SEPARATION AND REMATING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13546509
|
Filing Dt:
|
07/11/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
SELF-PROTECTED METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13546562
|
Filing Dt:
|
07/11/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
SYSTEMS AND METHODS FOR FIXING PIN MISMATCH IN LAYOUT MIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13547142
|
Filing Dt:
|
07/12/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
Replacement Contacts for All-Around Contacts
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13547485
|
Filing Dt:
|
07/12/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
USING DIRECT MEMORY ACCESS TO INITIALIZE A PROGRAMMABLE LOGIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13547792
|
Filing Dt:
|
07/12/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
CONTROL OF THRESHOLD VOLTAGES IN HIGH-K METAL GATE STACK AND STRUCTURES FOR CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13548237
|
Filing Dt:
|
07/13/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
SEALED SHALLOW TRENCH ISOLATION REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13549184
|
Filing Dt:
|
07/13/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
ENHANCING INTERFACE CHARACTERISTICS BETWEEN A CHANNEL SEMICONDUCTOR ALLOY AND A GATE DIELECTRIC BY AN OXIDATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13549440
|
Filing Dt:
|
07/14/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
CLUSTERED STACKED VIAS FOR RELIABLE ELECTRONIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13550092
|
Filing Dt:
|
07/16/2012
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
Analog-Digital Converter
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
13550435
|
Filing Dt:
|
07/16/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
TECHNIQUE FOR EXPOSING A PLACEHOLDER MATERIAL IN A REPLACEMENT GATE APPROACH BY MODIFYING A REMOVAL RATE OF STRESSED DIELECTRIC OVERLAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13550762
|
Filing Dt:
|
07/17/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
SELF-RECONFIGURABLE ADDRESS DECODER FOR ASSOCIATIVE INDEX EXTENDED CACHES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13550861
|
Filing Dt:
|
07/17/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
Replacement Gate Fin First Wire Last Gate All Around Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13550957
|
Filing Dt:
|
07/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
SCHEDULING FOR PARALLEL PROCESSING OF REGIONALLY-CONSTRAINED PLACEMENT PROBLEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
13550967
|
Filing Dt:
|
07/17/2012
|
Title:
|
CHEMICAL DETECTION WITH MOSFET SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13551054
|
Filing Dt:
|
07/17/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING NFET EXTENSION LAST IMPLANTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13551164
|
Filing Dt:
|
07/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR DEVICE WITH SHAPED CONDUCTION CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13551597
|
Filing Dt:
|
07/17/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
DECODING SCHEME FOR BIPOLAR-BASED DIODE THREE-DIMENSIONAL MEMORY REQUIRING UNIPOLAR PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13551659
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
POST-GATE ISOLATION AREA FORMATION FOR FIN FIELD EFFECT TRANSISTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13551714
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
07/11/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING DRAM AND SRAM/LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13551728
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
WRITING SCHEME FOR PHASE CHANGE MATERIAL-CONTENT ADDRESSABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13551766
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
DRAM WITH DUAL LEVEL WORD LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13551776
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
SELF-ALIGNED PROCESS TO FABRICATE A MEMORY CELL ARRAY WITH A SURROUNDING-GATE ACCESS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13551785
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
Title:
|
TUNNEL FIELD-EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13551929
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
DATA CENTER COOLING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13551962
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
USE OF GRAPHENE TO LIMIT COPPER SURFACE OXIDATION, DIFFUSION AND ELECTROMIGRATION IN INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13551971
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
LOCAL WIRING FOR A BIPOLAR JUNCTION TRANSISTOR INCLUDING A SELF-ALIGNED EMITTER REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13552033
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
SPIN-TORQUE BASED MEMORY DEVICE WITH READ AND WRITE CURRENT PATHS MODULATED WITH A NON-LINEAR SHUNT RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13552091
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
POWER DELIVERY IN A HETEROGENEOUS 3-D STACKED APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13552106
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
METHOD OF FORMING VERTICAL ELECTRONIC FUSE INTERCONNECT STRUCTURES INCLUDING A CONDUCTIVE CAP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13552205
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
MULTIPLYING PATTERN DENSITY BY SINGLE SIDEWALL IMAGING TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13552313
|
Filing Dt:
|
07/18/2012
|
Title:
|
PROVIDING CONVERSION OF A PLANAR DESIGN TO A FINFET DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13552722
|
Filing Dt:
|
07/19/2012
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
FORMATION OF A CHANNEL SEMICONDUCTOR ALLOY BY FORMING A NITRIDE BASED HARD MASK LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13552727
|
Filing Dt:
|
07/19/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
Sensor for Biomolecules
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13552788
|
Filing Dt:
|
07/19/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
CONTROL OF SILVER IN C4 METALLURGY WITH PLATING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13552792
|
Filing Dt:
|
07/19/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
SOLDER VOLUME COMPENSATION WITH C4 PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13553882
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
REDISTRIBUTION LAYER (RDL) WITH VARIABLE OFFSET BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13553887
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
01/17/2013
| | | | |
Title:
|
SELF ORIENTING MICRO PLATES OF THERMALLY CONDUCTING MATERIAL AS COMPONENT IN THERMAL PASTE OR ADHESIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13553941
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
OPTIMIZATION METALLIZATION FOR PREVENTION OF DIELECTRIC CRACKING UNDER CONTROLLED COLLAPSE CHIP CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13553947
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING TRANSISTOR STRUCTURE ON DEPLETED SILICON-ON-INSULATOR, RELATED METHOD AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13553977
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
MULTI-LAYER BARRIER LAYER FOR INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
13553986
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
METHOD AND STRUCTURE FOR MULTI-CORE CHIP PRODUCT TEST AND SELECTIVE VOLTAGE BINNING DISPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
13554020
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
MULTI-LAYER BARRIER LAYER FOR INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13554057
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
NANOWIRE CIRCUITS IN MATCHED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13554065
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
A P-FET WITH A STRAINED NANOWIRE CHANNEL AND EMBEDDED SIGE SOURCE AND DRAIN STRESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13554294
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR DEVICE AND FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13554382
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
12/26/2013
| | | | |
Title:
|
PROBE-ON-SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
13554886
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
12/26/2013
| | | | |
Title:
|
PHOTORECEPTOR WITH IMPROVED BLOCKING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13555240
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
METHOD OF MULTIPLE PATTERNING TO FORM SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
13555242
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
NANOSCALE CHEMICAL TEMPLATING WITH OXYGEN REACTIVE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13555252
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
NANOSCALE CHEMICAL TEMPLATING WITH OXYGEN REACTIVE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13555271
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
12/26/2013
| | | | |
Title:
|
RADIATION HARDENED SOI STRUCTURE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13555362
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
PINNING MAGNETIC DOMAIN WALLS IN A MAGNETIC DOMAIN SHIFT REGISTER MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13555368
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
MAGNETIC TUNNEL JUNCTION SELF-ALIGNMENT IN MAGNETIC DOMAIN WALL SHIFT REGISTER MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13555383
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
SUPER LATTICE/QUANTUM WELL NANOWIRES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13555451
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
OPTIMIZED SEMICONDUCTOR PACKAGING IN A THREE-DIMENSIONAL STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13556237
|
Filing Dt:
|
07/24/2012
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
PHASE ROTATOR BASED ON VOLTAGE REFERENCING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13556275
|
Filing Dt:
|
07/24/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
ACCESSING CODED DATA STORED IN A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13556300
|
Filing Dt:
|
07/24/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
NANOWIRE PIN TUNNEL FIELD EFFECT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13556406
|
Filing Dt:
|
07/24/2012
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
FORMING FACET-LESS EPITAXY WITH SELF-ALIGNED ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13556437
|
Filing Dt:
|
07/24/2012
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
METHOD OF EDRAM DT STRAP FORMATION IN FINFET DEVICE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13556597
|
Filing Dt:
|
07/24/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
GERMANIUM PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13557294
|
Filing Dt:
|
07/25/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
INCREASED CAPACITY HETEROGENEOUS STORAGE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13557298
|
Filing Dt:
|
07/25/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
INCREASED CAPACITY HETEROGENEOUS STORAGE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13557385
|
Filing Dt:
|
07/25/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
CONTROLLING FERROELECTRICITY IN DIELECTRIC FILMS BY PROCESS INDUCED UNIAXIAL STRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13557501
|
Filing Dt:
|
07/25/2012
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
GRAPHENE BASED THREE-DIMENSIONAL INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
13558274
|
Filing Dt:
|
07/25/2012
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
SYNCHRONOUS MODE REPLICATION TO MULTIPLE CLUSTERS
|
|