|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11055380
|
Filing Dt:
|
02/10/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION OF CEO2/AL2O3 FILMS AS GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11057500
|
Filing Dt:
|
02/14/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
METHOD FOR TESTING SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
11057596
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING DETERMINISTIC, NON-REPEATING, PSEUDO-RANDOM ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11057634
|
Filing Dt:
|
02/14/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
NANOCRYSTAL WRITE ONCE READ ONLY MEMORY FOR ARCHIVAL STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
11057921
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
METHOD FOR FABRICATING A CHIP SCALE PACKAGE USING WAFER LEVEL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11058140
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
COMPOSITIONS FOR PLANARIZATION OF METAL-CONTAINING SURFACES USING HALOGENS AND HALIDE SALTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11058563
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION OF ZR3N4/ZRO2 FILMS AS GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
11058797
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
PHASE CHANGE MEMORY BITS RESET THROUGH A SERIES OF PULSES OF INCREASING AMPLITUDE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11059093
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
APPARATUS AND METHODS FOR REGULATED VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
11059135
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
APPARATUS AND METHODS FOR REGULATED VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11059136
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
APPARATUS AND METHODS FOR REGULATED VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
11059294
|
Filing Dt:
|
02/16/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
METHOD FOR REDUCING NON-UNIFORMITY OR TOPOGRAPHY VARIATION BETWEEN AN ARRAY AND CIRCUITRY IN A PROCESS FOR MANUFACTURING SEMICONDUCTOR INTEGRATED NON-VOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11059593
|
Filing Dt:
|
02/16/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
ALIGNMENT AND ORIENTATION FEATURES FOR A SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11059723
|
Filing Dt:
|
02/16/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
MEMORY HAVING A VERTICAL TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11059770
|
Filing Dt:
|
02/17/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
METHODS OF FORMING INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
11061069
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
REFERENCE CURRENT GENERATOR, AND METHOD OF PROGRAMMING, ADJUSTING AND/OR OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11062075
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR OPTICALLY INTERCONNECTING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
11062436
|
Filing Dt:
|
02/23/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
SNSE-BASED LIMITED REPROGRAMMABLE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
11062661
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
PRECONDITIONING GLOBAL BITLINES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11062768
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
CONTROLLER FOR REFRESHING MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11063090
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
SECURE COMPACT FLASH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11063132
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
HIGH PERMEABILITY LAYERED MAGNETIC FILMS TO REDUCE NOISE IN HIGH SPEED INTERCONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11063173
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
DRAM TEMPERATURE MEASUREMENT SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
11063383
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
CIRCUIT AND METHOD FOR REDUCING LEAKAGE CURRENT IN A ROW DRIVER CIRCUIT IN A FLASH MEMORY DURING A STANDBY MODE OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11063403
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
STACKABLE CERAMIC FBGA FOR HIGH THERMAL APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11063717
|
Filing Dt:
|
02/23/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION OF HF3N4/HFO2 FILMS AS GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
11063825
|
Filing Dt:
|
02/23/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
GERMANIUM-SILICON-CARBIDE FLOATING GATES IN MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11063963
|
Filing Dt:
|
02/23/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
I/O ARCHITECTURE FOR INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11064107
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
STACKED DEVICE PACKAGE FOR PERIPHERAL AND CENTER DEVICE PAD LAYOUT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11064163
|
Filing Dt:
|
02/23/2005
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS COMPRISING CERIUM OXIDE AND TITANIUM OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
11064344
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
EDGE CONNECTOR INCLUDING INTERNAL LAYER CONTACT, PRINTED CIRCUIT BOARD AND ELECTRONIC MODULE INCORPORATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
11064982
|
Filing Dt:
|
02/23/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
METHODS OF RECESSING CONDUCTIVE MATERIAL AND METHODS OF FORMING CAPACITOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
11065016
|
Filing Dt:
|
02/24/2005
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
METHODS FOR WAFER LEVEL BURN-IN
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11065778
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
EMBEDDED TRAP DIRECT TUNNEL NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11066781
|
Filing Dt:
|
02/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
IMAGER ROW-WISE NOISE CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
11066900
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
SCALABLE HIGH PERFORMANCE NON-VOLATILE MEMORY CELLS USING MULTI-MECHANISM CARRIER TRANSPORT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11066905
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
LOW POWER MEMORY SUBSYSTEM WITH PROGRESSIVE NON-VOLATILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11067326
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
LOOK-UP TABLE FOR USE WITH REDUNDANT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
11067345
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
EEPROM MEMORY COMPRISING A NON-VOLATILE REGISTER INTEGRATED INTO THE MEMORY ARRAY THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
11067355
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
MEMORY REDUNDANCY WITH PROGRAMMABLE NON-VOLATILE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11067356
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
MEMORY REDUNDANCY WITH PROGRAMMABLE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11067974
|
Filing Dt:
|
02/28/2005
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
NON-VOLATILE PROGRAMMABLE FUSE APPARATUS IN A FLASH MEMORY WITH PAIRS OF SUPERCELLS PROGRAMMED IN A COMPLEMENTARY FASHION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
11070213
|
Filing Dt:
|
03/03/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
REWRITE PREVENTION IN A VARIABLE RESISTANCE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11070415
|
Filing Dt:
|
03/02/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
NOVEL HIGH-K DIELECTRIC MATERIALS AND PROCESSES FOR MANUFACTURING THEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
11071922
|
Filing Dt:
|
03/04/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
METHODS OF PROVIDING OHMIC CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11072159
|
Filing Dt:
|
03/04/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
WORD LINES FOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11072456
|
Filing Dt:
|
03/07/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
METHOD AND STRUCTURE TO REDUCE OPTICAL CROSSTALK IN A SOLID STATE IMAGER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
11073773
|
Filing Dt:
|
03/07/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
TRANSISTOR WITH VARIABLE ELECTRON AFFINITY GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
11073800
|
Filing Dt:
|
03/07/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
CAPACITOR HAVING TANTALUM OXYNITRIDE FILM AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11074106
|
Filing Dt:
|
03/07/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
ELECTRICALLY CONDUCTIVE LINE, METHOD OF FORMING AN ELECTRICALLY CONDUCTIVE LINE, AND METHOD OF REDUCING TITANIUM SILICIDE AGGLOMERATION IN FABRICATION OF TITANIUM SILICIDE OVER POLYSILICON TRANSISTOR GATE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11074518
|
Filing Dt:
|
03/07/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
OPEN DIGIT LINE ARRAY ARCHITECTURE FOR A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11074563
|
Filing Dt:
|
03/08/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
LOW RESISTANCE PERIPHERAL CONTACTS WHILE MAINTAINING DRAM ARRAY INTEGRITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11075187
|
Filing Dt:
|
03/08/2005
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
PROCESS FOR GROWING A DIELECTRIC LAYER ON A SILICON-CONTAINING SURFACE USING A MIXTURE OF N2O AND O3
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11075770
|
Filing Dt:
|
03/09/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD FOR FILLING ELECTRICALLY DIFFERENT FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
11075771
|
Filing Dt:
|
03/09/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
FORMATION OF INSULATOR OXIDE FILMS WITH ACID OR BASE CATALYZED HYDROLYSIS OF ALKOXIDES IN SUPERCRITICAL CARBON DIOXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11075967
|
Filing Dt:
|
03/09/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
SUPPORT RING FOR USE WITH A CONTACT PAD AND SEMICONDUCTOR DEVICE COMPONENTS INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11076497
|
Filing Dt:
|
03/08/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
METHOD TO SIMULTANEOUSLY FORM BOTH FULLY SILICIDED AND PARTIALLY SILICIDED DUAL WORK FUNCTION TRANSISTOR GATES DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICES, AND SYSTEMS INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
11076774
|
Filing Dt:
|
03/10/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
INTEGRATED CIRCUITS AND METHODS OF FORMING A FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11078537
|
Filing Dt:
|
03/10/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION METHODS, AND METHODS OF FORMING MATERIALS OVER SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11078764
|
Filing Dt:
|
03/11/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
DETECTION OF ROW-TO-ROW SHORTS AND OTHER ROW DECODE DEFECTS IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11079407
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
METHOD FOR ASSIGNING ADDRESSES TO MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11079590
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11080105
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
PHASE DETECTOR AND METHOD PROVIDING RAPID LOCKING OF DELAY-LOCK LOOPS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11080236
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUCING JITTER OF SIGNALS COUPLED THROUGH ADJACENT SIGNAL LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11080351
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
HIGH VOLTAGE POSITIVE AND NEGATIVE TWO-PHASE DISCHARGE SYSTEM AND METHOD FOR CHANNEL ERASE IN FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11080443
|
Filing Dt:
|
03/16/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
OUTPUT PREDICTION LOGIC CIRCUITS WITH ULTRA-THIN VERTICAL TRANSISTORS AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11081236
|
Filing Dt:
|
03/15/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
MICROELECTRONIC COMPONENT ASSEMBLIES AND MICROELECTRONIC COMPONENT LEAD FRAME STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11081336
|
Filing Dt:
|
03/16/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
THRESHOLD VOLTAGE ADJUSTMENT FOR LONG CHANNEL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
11081413
|
Filing Dt:
|
03/16/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
METHODS FOR PLANARIZATION OF GROUP VIII METAL-CONTAINING SURFACES USING COMPLEXING AGENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11081925
|
Filing Dt:
|
03/15/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
MICROELECTRONIC COMPONENT ASSEMBLIES AND MICROELECTRONIC COMPONENT LEAD FRAME STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11082066
|
Filing Dt:
|
03/16/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
SEMICONDUCTOR FUSES AND SEMICONDUCTOR DEVICES CONTAINING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
11082572
|
Filing Dt:
|
03/16/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
MEMORY BUS POLARITY INDICATOR SYSTEM AND METHOD FOR REDUCING THE AFFECTS OF SIMULTANEOUS SWITCHING OUTPUTS (SSO) ON MEMORY BUS TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11083433
|
Filing Dt:
|
03/17/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR DISCRETELY CONTROLLABLE PLASMA PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11083506
|
Filing Dt:
|
03/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
METHODS FOR MEASURING PARASITIC CAPACITANCE AND INDUCTANCE OF I/O LEADS ON AN ELECTRICAL COMPONENT USING A NETWORK ANALYZER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11083518
|
Filing Dt:
|
03/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATES INCLUDING I/O REDISTRIBUTION USING WIRE BONDS AND ANISOTROPICALLY CONDUCTIVE FILM, METHODS OF FABRICATION AND ASSEMBLIES INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
11084338
|
Filing Dt:
|
03/17/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
LINEAR AND NON-LINEAR OBJECT MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11084345
|
Filing Dt:
|
03/17/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
NEGATIVE VOLTAGE DRIVING FOR THE DIGIT LINE ISOLATION GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
11084459
|
Filing Dt:
|
03/17/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
LINEAR OBJECT MANAGEMENT FOR A RANGE OF FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11084968
|
Filing Dt:
|
03/21/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
ZR-SN-TI-O FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11085009
|
Filing Dt:
|
03/21/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
METHOD OF FORMING RESISTANCE VARIABLE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11085018
|
Filing Dt:
|
03/21/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
BURIED TRANSISTORS FOR SILICON ON INSULATOR TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11085552
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
AUTOMATIC LEARNING IN A CAM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11085563
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
LOW INJECTION CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
11085855
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
11085936
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH A VARIABLE ERASE PULSE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
11086144
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
METHODS FOR STACKING WIRE-BONDED INTEGRATED CIRCUIT DICE ON FLIP-CHIP BONDED INTEGRATED CIRCUIT DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11087212
|
Filing Dt:
|
03/23/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
SELECTIVE PASSIVATION OF EXPOSED SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11087218
|
Filing Dt:
|
03/23/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
METHODS OF FORMING TRENCH ISOLATION IN THE FABRICATION OF INTEGRATED CIRCUITRY AND METHODS OF FABRICATING INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11087293
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
OUTPUT BUFFER AND METHOD HAVING A SUPPLY VOLTAGE INSENSITIVE SLEW RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
11088092
|
Filing Dt:
|
03/23/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR STANDBY POWER REDUCTION IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
11088363
|
Filing Dt:
|
03/23/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
CONDUCTIVE STRUCTURE FOR MICROELECTRONIC DEVICES AND METHODS OF FABRICATING SUCH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
11089132
|
Filing Dt:
|
03/24/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
SKEWED SENSE AMP FOR VARIABLE RESISTANCE MEMORY SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11089382
|
Filing Dt:
|
03/24/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
TRIGGERING OF IO EQUILIBRATING ENDING SIGNAL WITH FIRING OF COLUMN ACCESS SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11089890
|
Filing Dt:
|
03/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
HIGH DENSITY SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11090092
|
Filing Dt:
|
03/24/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
METHODS FOR WAFER-LEVEL PACKAGING OF MICROELECTRONIC DEVICES AND MICROELECTRONIC DEVICES FORMED BY SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11090204
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
PHOTO-ASSISTED METHOD FOR SEMICONDUCTOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11090529
|
Filing Dt:
|
03/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
METHODS OF FORMING RECESSED ACCESS DEVICES ASSOCIATED WITH SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
11091258
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
CLOSED FLUX MAGNETIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11091260
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
MEMORY CIRCUITRY WITH OXYGEN DIFFUSION BARRIER LAYER RECEIVED OVER A WELL BASE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11091610
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
ELECTRODE STRUCTURES, DISPLAY DEVICES CONTAINING THE SAME
|
|