|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12639017
|
Filing Dt:
|
12/16/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
DETECTION OF DESIGN REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12639454
|
Filing Dt:
|
12/16/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
LEAKAGE COMPENSATED REFERENCE VOLTAGE GENERATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12640129
|
Filing Dt:
|
12/17/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
PROPAGATING DESIGN TOLERANCES TO SHAPE TOLERANCES FOR LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12640192
|
Filing Dt:
|
12/17/2009
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
LATERAL TRENCH FETS (FIELD EFFECT TRANSISTORS)
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12640752
|
Filing Dt:
|
12/17/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
STRUCTURES AND METHODS TO REDUCE MAXIMUM CURRENT DENSITY IN A SOLDER BALL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
12641959
|
Filing Dt:
|
12/18/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
METHODS OF DIRECTED SELF-ASSEMBLY AND LAYERED STRUCTURES FORMED THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
12642018
|
Filing Dt:
|
12/18/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
METHODS OF DIRECTED SELF-ASSEMBLY, AND LAYERED STRUCTURES FORMED THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
12642331
|
Filing Dt:
|
12/18/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
METHOD OF MANUFACTURING SUPERCONDUCTING LOW PASS FILTER FOR QUANTUM COMPUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12642806
|
Filing Dt:
|
12/19/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
SYSTEM TO IMPROVE CORELESS PACKAGE CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12643454
|
Filing Dt:
|
12/21/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
SPIN-ON FORMULATION AND METHOD FOR STRIPPING AN ION IMPLANTED PHOTORESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
12643893
|
Filing Dt:
|
12/21/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
TEST CASE PATTERN MATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12644895
|
Filing Dt:
|
12/22/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
SEMICONDUCTOR SWITCHING DEVICE EMPLOYING A QUANTUM DOT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12645981
|
Filing Dt:
|
12/23/2009
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
SEMICONDUCTOR TRANSISTORS HAVING HIGH-K GATE DIELECTRIC LAYERS, METAL GATE ELECTRODE REGIONS, AND LOW FRINGING CAPACITANCES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12646292
|
Filing Dt:
|
12/23/2009
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
ON DEMAND CIRCUIT FUNCTION EXECUTION EMPLOYING OPTICAL SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12647796
|
Filing Dt:
|
12/28/2009
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
STRUCTURE AND METHOD TO CREATE STRESS TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
12647999
|
Filing Dt:
|
12/28/2009
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
ELECTROMIGRATION-RESISTANT UNDER-BUMP METALLIZATION OF NICKEL-IRON ALLOYS FOR SN-RICH SOLDER BUMPS IN PB-FREE FLIP-CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12648456
|
Filing Dt:
|
12/29/2009
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
GENERATING CAPACITANCE LOOK-UP TABLES FOR WIRING PATTERNS IN THE PRESENCE OF METAL FILLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12649064
|
Filing Dt:
|
12/29/2009
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
DESIGN SPACE SOLUTION SEARCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12649391
|
Filing Dt:
|
12/30/2009
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
OPTICAL INSPECTION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12651499
|
Filing Dt:
|
01/04/2010
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
SOI FET WITH SOURCE-SIDE BODY DOPING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12651504
|
Filing Dt:
|
01/04/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
ULTRA LOW-POWER CMOS BASED BIO-SENSOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12651608
|
Filing Dt:
|
01/04/2010
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
TRENCH MEMORY WITH SELF-ALIGNED STRAP FORMED BY SELF-LIMITING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12651804
|
Filing Dt:
|
01/04/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
MAGNETIC TUNNEL JUNCTION TRANSISTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
12652139
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
SILICON CONTROLLED RECTIFIER MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12652275
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
MOSFET WITH MULTIPLE FULLY SILICIDED GATE AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12652338
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
TIMING POINT SELECTION FOR A STATIC TIMING ANALYSIS IN THE PRESENCE OF INTERCONNECT ELECTRICAL ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12652428
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METAL-GATED MOSFET DEVICES HAVING SCALED GATE STACK THICKNESS INCLUDING GETTERING SPECIES IN A BURIED OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12652546
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
ANALYZING ANTICIPATED VALUE AND EFFORT IN USING CLOUD COMPUTING TO PROCESS A SPECIFIED WORKLOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
12658615
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
COATING COMPOSITIONS SUITABLE FOR USE WITH AN OVERCOATED PHOTORESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12674065
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
APPARATUS FOR EXTERNALLY CHANGING THE DIRECTION OF AIR FLOWING THROUGH ELECTRONIC EQUIPMENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12674065
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | |
PCT #:
|
US2008077598
|
Title:
|
APPARATUS FOR EXTERNALLY CHANGING THE DIRECTION OF AIR FLOWING THROUGH ELECTRONIC EQUIPMENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12676398
|
Filing Dt:
|
11/01/2010
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
METHOD AND DEVICE FOR COOLING A HEAT GENERATING COMPONENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12676398
|
Filing Dt:
|
11/01/2010
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | |
PCT #:
|
IB2008053547
|
Title:
|
METHOD AND DEVICE FOR COOLING A HEAT GENERATING COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12678298
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
11/18/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT STACK
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12678298
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
11/18/2010
| | |
PCT #:
|
IB2008053768
|
Title:
|
INTEGRATED CIRCUIT STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12683080
|
Filing Dt:
|
01/06/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
TUNNEL JUNCTION VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12683456
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
BULK SUBSTRATE FET INTEGRATED ON CMOS SOI
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12683465
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
SUPERFILLED METAL CONTACT VIAS FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12683535
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
CMOS STRUCTURE AND METHOD FOR FABRICATION THEREOF USING MULTIPLE CRYSTALLOGRAPHIC ORIENTATIONS AND GATE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12683590
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
SELF-ALIGNED COMPOSITE M-MOX/DIELECTRIC CAP FOR CU INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12683602
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
ASYMMETRIC FET INCLUDING SLOPED THRESHOLD VOLTAGE ADJUSTING MATERIAL LAYER AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12683606
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
BODY-TIED ASYMMETRIC P-TYPE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12683634
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
Body-Tied Asymmetric N-Type Field Effect Transistor
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12683720
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR FEATURE FUNCTION AWARE PRIORITY PRINTING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12683857
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
SELECTIVE COPPER ENCAPSULATION LAYER DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
12684144
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
NICKEL-SILICIDE FORMATION WITH DIFFERENTIAL PT COMPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12684174
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
PRECAST THERMAL INTERFACE ADHESIVE FOR EASY AND REPEATED, SEPARATION AND REMATING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12684185
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
DEPOSITION OF AMORPHOUS PHASE CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12684225
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
BACK-GATED FULLY DEPLETED SOI TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12684280
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
NANOWIRE PIN TUNNEL FIELD EFFECT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12684331
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
STRUCTURE FOR USE IN FABRICATION OF PIN HETEROJUNCTION TFET
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12684372
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
OPTIMIZED FREE LAYER FOR SPIN TORQUE MAGNETIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12684486
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
REFERENCE CELLS FOR SPIN TORQUE BASED MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12684510
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
READ DIRECTION FOR SPIN-TORQUE BASED MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12684530
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
SPIN-TORQUE BASED MEMORY DEVICE USING A MAGNESIUM OXIDE TUNNEL BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12684551
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
FABRICATING SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12684997
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
FABRICATION OF FIELD EFFECT DEVICES USING SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12685027
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING THE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12685054
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING STRAINED SI FOR CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
12685108
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
CIRCUIT-LEVEL VALIDATION OF COMPUTER EXECUTABLE DEVICE/CIRCUIT SIMULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12685129
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
DETERMINING DOPING TYPE AND LEVEL IN SEMICONDUCTING NANOSTRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12685156
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
DEEP TRENCH DECOUPLING CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12685393
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR DETERMINING MANUFACTURING THROUGHPUT TARGET
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12685491
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR SUB-PELLICLE DEFECT REDUCTION ON PHOTOMASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12685734
|
Filing Dt:
|
01/12/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
NANOPOROUS SEMI-PERMEABLE MEMBRANE AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12685938
|
Filing Dt:
|
01/12/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
Chemical-Mechanical Polishing Formulation and Methods of Use
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12686013
|
Filing Dt:
|
01/12/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
CHARGE PUMP SYSTEM AND METHOD UTILIZING ADJUSTABLE OUTPUT CHARGE AND COMPILATION SYSTEM AND METHOD FOR USE BY THE CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
12686040
|
Filing Dt:
|
01/12/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
PATTERNED STRAINED SEMICONDUCTOR SUBSTRATE AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12686403
|
Filing Dt:
|
01/13/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING CAPACITORS AND MEMORY DEVICES ON SEMICONDUCTOR-ON-INSULATOR (SOI) SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
12686457
|
Filing Dt:
|
01/13/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD OF MANAGING ELECTRO MIGRATION IN LOGIC DESIGNS AND DESIGN STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12686476
|
Filing Dt:
|
01/13/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
HIGH SPEED MEASUREMENT OF RANDOM VARIATION/YIELD IN INTEGRATED CIRCUIT DEVICE TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
12687145
|
Filing Dt:
|
01/14/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
Measurement Tool Monitoring Using Fleet Measurement Precision and Tool Matching Precision Analysis
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12687147
|
Filing Dt:
|
01/14/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD FOR CREATING ELECTRICALLY TESTABLE PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12687273
|
Filing Dt:
|
01/14/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
EXTREMELY THIN SEMICONDUCTOR-ON-INSULATOR (ETSOI) INTEGRATED CIRCUIT WITH ON-CHIP RESISTORS AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12688243
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
HIGH PERFORMANCE CAPACITORS IN PLANAR BACK GATES CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12688254
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
METHODS AND SYSTEMS INVOLVING ELECTRICALLY REPROGRAMMABLE FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12688347
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
FINFET WITH THIN GATE DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12688470
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES INCORPORATING MULTIPLE CRYSTALLOGRAPHIC PLANES AND METHODS FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12688471
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
CMOS CIRCUIT WITH LOW-K SPACER AND STRESS LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12688929
|
Filing Dt:
|
01/18/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
HIGH PERFORMANCE FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12689268
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
METHOD AND STRUCTURE TO REDUCE SOFT ERROR RATE SUSCEPTIBILITY IN SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12689339
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
STRAINED CMOS DEVICE, CIRCUIT AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12689346
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
DEVICE STRUCTURE, LAYOUT AND FABRICATION METHOD FOR UNIAXIALLY STRAINED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
12689455
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
3D CHIP STACK HAVING ENCAPSULATED CHIP-IN-CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12689464
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
EFFICIENCY IN ANTIREFLECTIVE COATING LAYERS FOR SOLAR CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12689481
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
LEAKAGE AWARE DESIGN POST-PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12689501
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
HIGHLY SCALABLE TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12689743
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING HIGH PERFORMANCE MOS CAPACITOR ALONG WITH FULLY DEPLETED SEMICONDUCTOR ON INSULATOR DEVICES ON THE SAME CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12690178
|
Filing Dt:
|
01/20/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
FIELD-EFFECT TRANSISTOR DEVICE HAVING A METAL GATE STACK WITH AN OXYGEN BARRIER LAYER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12690312
|
Filing Dt:
|
01/20/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
Photomasks having sub-lithographic features to prevent undesired wafer patterning
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12690467
|
Filing Dt:
|
01/20/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
HIGH-K TRANSISTORS WITH LOW THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12690492
|
Filing Dt:
|
01/20/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
RULE-BASED ROOT CAUSE AND ALIAS ANALYSIS FOR SEMICONDUCTOR MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12691213
|
Filing Dt:
|
01/21/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
INTERCONNECT STRUCTURE FOR INTEGRATED CIRCUITS HAVING ENHANCED ELECTROMIGRATION RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12692198
|
Filing Dt:
|
01/22/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
NAVIGATING ANALYTICAL TOOLS USING LAYOUT SOFTWARE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
12692760
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
EMBEDDED DYNAMIC RANDOM ACCESS MEMORY DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12692859
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
TRANSISTOR HAVING V-SHAPED EMBEDDED STRESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12692923
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE USING HOT-CARRIER INJECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12692961
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
FLUORINE-FREE FUSED RING HETEROAROMATIC PHOTOACID GENERATORS AND RESIST COMPOSITIONS CONTAINING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12692983
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
METHOD OF PRODUCING BONDED WAFER STRUCTURE WITH BURIED OXIDE/NITRIDE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12693373
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
AUTOMATED SYSTEM PROBLEM DIAGNOSING
|
|