|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11152988
|
Filing Dt:
|
06/14/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
CMOS FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11153038
|
Filing Dt:
|
06/14/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
RELAXED-PITCH METHOD OF ALIGNING ACTIVE AREA TO DIGIT LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11153091
|
Filing Dt:
|
06/15/2005
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
HIGH ASPECT RATIO CONTACT STRUCTURE WITH REDUCED SILICON CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11153188
|
Filing Dt:
|
06/15/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
BITLINE EXCLUSION IN VERIFICATION OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11153529
|
Filing Dt:
|
06/14/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
METHODS FOR REDUCING STRESS IN MICROELECTRONIC DEVICES AND MICROELECTRONIC DEVICES FORMED USING SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11153952
|
Filing Dt:
|
06/16/2005
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
IN-PROCESS SEMICONDUCTOR PACKAGES WITH LEADFRAME GRID ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11153963
|
Filing Dt:
|
06/16/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
ERASABLE NON-VOLATILE MEMORY DEVICE USING HOLE TRAPPING IN HIGH-K DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11154265
|
Filing Dt:
|
06/15/2005
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
MULTI-LAYER, ATTENUATED PHASE-SHIFTING MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11154371
|
Filing Dt:
|
06/16/2005
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
METHODS OF MAKING SEMICONDUCTOR-ON-INSULATOR THIN FILM TRANSISTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11154462
|
Filing Dt:
|
06/16/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
LOW POWER FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11155167
|
Filing Dt:
|
06/17/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
METHODS OF MAKING TEMPLATES FOR USE IN IMPRINT LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2012
|
Application #:
|
11155197
|
Filing Dt:
|
06/17/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
FLOATING-GATE STRUCTURE WITH DIELECTRIC COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
11155809
|
Filing Dt:
|
06/17/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
SELECTIVE ETCHING OF OXIDES TO METAL NITRIDES AND METAL OXIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11156223
|
Filing Dt:
|
06/17/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
PROGRAM METHOD WITH OPTIMIZED VOLTAGE LEVEL FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11156238
|
Filing Dt:
|
06/16/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
METHODS OF FORMING LOW RESISTIVITY CONTACT FOR AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11156732
|
Filing Dt:
|
06/21/2005
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
A METHOD OF FORMING A SUPPORT FRAME FOR SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11156838
|
Filing Dt:
|
06/20/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
PERIPHERAL INTERFACE ALERT MESSAGE FOR DOWNSTREAM DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
11157140
|
Filing Dt:
|
06/21/2005
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
ADJUSTING THE FREQUENCY OF AN OSCILLATOR FOR USE IN A RESISTIVE SENSE AMP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11157266
|
Filing Dt:
|
06/21/2005
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
VERTICAL FLOATING GATE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11157361
|
Filing Dt:
|
06/21/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
BACK-SIDE TRAPPED NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11157648
|
Filing Dt:
|
06/21/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
LOW POWER DISSIPATION VOLTAGE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11158220
|
Filing Dt:
|
06/21/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
TERRACED FILM STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11158243
|
Filing Dt:
|
06/21/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
INPUT BUFFER FOR LOW VOLTAGE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11158744
|
Filing Dt:
|
06/22/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
METHOD OF MAKING A ONE TRANSISTOR SOI NON-VOLATILE RANDOM ACCESS MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11165864
|
Filing Dt:
|
06/24/2005
|
Title:
|
DIRECT LOGICAL BLOCK ADDRESSING FLASH MEMORY MASS STORAGE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11166354
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
PAGE BUFFER CIRCUIT AND METHOD FOR A PROGRAMMABLE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11166490
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
11166500
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
ROM-BASED CONTROLLER MONITOR IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11166558
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
Methods for photo-processing photo-imageable material
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11166721
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
TWO-SIDED SURROUND ACCESS TRANSISTOR FOR A 4.5F2 DRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11167011
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE AND ELECTRONIC SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11167031
|
Filing Dt:
|
06/27/2005
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
SEMICONDUCTOR COMPONENT HAVING MULTIPLE STACKED DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11167367
|
Filing Dt:
|
06/27/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
STACKED SEMICONDUCTOR COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11167495
|
Filing Dt:
|
06/27/2005
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
METHOD OF FORMING A MULTI-DIE SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11167543
|
Filing Dt:
|
06/27/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH HOLE TRAPPING BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
11167695
|
Filing Dt:
|
06/27/2005
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
METHOD OF FORMING NITROGEN AND PHOSPHORUS DOPED AMORPHOUS SILICON AS RESISTOR FOR FIELD EMISSION DISPLAY DEVICE BASEPLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11167894
|
Filing Dt:
|
06/27/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
GETTERING USING VOIDS FORMED BY SURFACE TRANSFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
11168004
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
ASYMMETRIC BAND-GAP ENGINEERED NONVOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11168160
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION SYSTEMS AND METHODS INCLUDING METAL BETA-DIKETIMINATE COMPOUNDS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11168553
|
Filing Dt:
|
06/29/2005
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND ITS MANUFACTURE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11168675
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
ELECTROLESS PLATING BATH COMPOSITION AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
11168697
|
Filing Dt:
|
06/27/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
TRANSISTOR CONSTRUCTIONS AND ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11168699
|
Filing Dt:
|
06/27/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
METHODS OF FORMING DRAM ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11168742
|
Filing Dt:
|
06/27/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
NANOTUBE FORMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
11168760
|
Filing Dt:
|
06/29/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
BURIED CONDUCTOR FOR IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11168776
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
METHOD FOR ASSEMBLING SEMICONDUCTOR DIE PACKAGES WITH STANDARD BALL GRID ARRAY FOOTPRINT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11168787
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATES INCLUDING VIAS OF NONUNIFORM CROSS SECTION, METHODS OF FORMING AND ASSOCIATED STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11168855
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
OXIDE EPITAXIAL ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11168856
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11168861
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11168893
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
ION IMPLANTING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11169065
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
BETA-DIKETIMINATE LIGAND SOURCES AND METAL-CONTAINING COMPOUNDS THEREOF, AND SYSTEMS AND METHODS INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11169082
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
UNSYMMETRICAL LIGAND SOURCES, REDUCED SYMMETRY METAL-CONTAINING COMPOUNDS, AND SYSTEMS AND METHODS INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
11169838
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
CONDUCTIVE INTERCONNECT STRUCTURES AND FORMATION METHODS USING SUPERCRITICAL FLUIDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11170260
|
Filing Dt:
|
06/29/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR REPAIRING A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
11170880
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
CHIP PROTECTION REGISTER UNLOCKING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
11171124
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
MULTIPLE CHIP SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11171860
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
VOLTAGE CONTROLLED OSCILLATOR (VCO) TUNING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11171872
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
METHOD OF STRESS-TESTING AN ISOLATION GATE IN A DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11171873
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
METHODS OF FORMING A GATED DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11172133
|
Filing Dt:
|
06/29/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
APPARATUS, SYSTEM, AND METHOD FOR OSCILLATOR NETWORK WITH MULTIPLE PARALLEL OSCILLATOR CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11173218
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
FREQUENCY-DEPENDENT VOLTAGE CONTROL IN DIGITAL LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
11173760
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
DC-DC CONVERTER SWITCHING TRANSISTOR CURRENT MEASUREMENT TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11174662
|
Filing Dt:
|
07/06/2005
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
MEMORY CONTROLLER HUB INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11175677
|
Filing Dt:
|
07/06/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
SURROUND GATE ACCESS TRANSISTORS WITH GROWN ULTRA-THIN BODIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11175864
|
Filing Dt:
|
07/05/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11176738
|
Filing Dt:
|
07/07/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
METAL-SUBSTITUTED TRANSISTOR GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
11176884
|
Filing Dt:
|
07/08/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
PROCESS FOR ERASING CHALCOGENIDE VARIABLE RESISTANCE MEMORY BITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11176992
|
Filing Dt:
|
07/08/2005
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
MERGED MOS-BIPOLAR CAPACITOR MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11177238
|
Filing Dt:
|
07/07/2005
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
CONSTANT DELAY ZERO STANDBY DIFFERENTIAL LOGIC RECEIVER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11177540
|
Filing Dt:
|
07/08/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
TIME DOMAIN BRIDGING CIRCUITRY FOR USE IN DETERMINING OUTPUT ENABLE TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11177678
|
Filing Dt:
|
07/07/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
METHODS OF FORMING INTEGRATED CIRCUITRY AND METHODS OF FORMING LOCAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11177850
|
Filing Dt:
|
07/08/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR A SELF-ALIGNED RECESSED ACCESS DEVICE (RAD) TRANSISTOR GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
11177863
|
Filing Dt:
|
07/08/2005
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
CIRCUITRY FOR A PROGRAMMABLE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11177892
|
Filing Dt:
|
07/08/2005
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
CONTACT PAD ARRANGEMENT ON A DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11177905
|
Filing Dt:
|
07/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
MICROELECTRONIC IMAGERS HAVING FRONT SIDE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11178240
|
Filing Dt:
|
07/08/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
READ/VERIFY CIRCUIT FOR MULTILEVEL MEMORY CELLS WITH RAMP READ VOLTAGE, AND READ/VERIFY METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11178324
|
Filing Dt:
|
07/12/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
DUAL CONVERSION GAIN GATE AND CAPACITOR AND HDR COMBINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11178683
|
Filing Dt:
|
07/12/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
NEGATIVE VOLTAGE DISCHARGE SCHEME TO IMPROVE SNAPBACK IN A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
11178914
|
Filing Dt:
|
07/11/2005
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
NANOLAMINATES OF HAFNIUM OXIDE AND ZIRCONIUM OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11179351
|
Filing Dt:
|
07/12/2005
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
PROGRAMMABLE SOFT-START CONTROL FOR CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
11180288
|
Filing Dt:
|
07/13/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
DUAL WORK FUNCTION METAL GATES AND METHODS OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
11180493
|
Filing Dt:
|
07/13/2005
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
MOISTURE-RESISTANT ELECTRONIC DEVICE PACKAGE AND METHODS OF ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11181271
|
Filing Dt:
|
07/14/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
METHODS OF FORMING METAL-CONTAINING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11181341
|
Filing Dt:
|
07/13/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
SYSTEMS AND METHODS FOR REMOVING MICROFEATURE WORKPIECE SURFACE DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11181345
|
Filing Dt:
|
07/14/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
HIGH DENSITY NAND NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11181879
|
Filing Dt:
|
07/15/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
METHODS OF FORMING ASSEMBLIES DISPLAYING DIFFERENTIAL NEGATIVE RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11182160
|
Filing Dt:
|
07/15/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
ASSEMBLIES WITH BOND PADS OF TWO OR MORE SEMICONDUCTOR DEVICES ELECTRICALLY CONNECTED TO THE SAME SURFACE OF A PLURALITY OF LEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11182427
|
Filing Dt:
|
07/14/2005
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
CASTELLATION WAFER LEVEL PACKAGING OF INTEGRATED CIRCUIT CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
11182983
|
Filing Dt:
|
07/15/2005
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
MEMORY DEVICES AND ELECTRONIC SYSTEMS COMPRISING THYRISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11183229
|
Filing Dt:
|
07/14/2005
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
Title:
|
PROGRAMMABLE NAND MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11183642
|
Filing Dt:
|
07/18/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR DIVIDING A CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11183684
|
Filing Dt:
|
07/18/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR AUTOMATICALLY CALIBRATING A TEMPERATURE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11183905
|
Filing Dt:
|
07/19/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
DISTRIBUTED CONTENT ADDRESSABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
11183917
|
Filing Dt:
|
07/19/2005
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
SENSING SCHEME FOR PROGRAMMABLE RESISTANCE MEMORY USING VOLTAGE COEFFICIENT CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11183947
|
Filing Dt:
|
07/18/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
EFFICIENT CLOCKING SCHEME FOR ULTRA HIGH-SPEED SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11184119
|
Filing Dt:
|
07/19/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
METHODS FOR FORMING FLEXIBLE COLUMN DIE INTERCONNECTS AND RESULTING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
11184166
|
Filing Dt:
|
07/19/2005
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
ELECTRONIC DEVICE PACKAGE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11184202
|
Filing Dt:
|
07/19/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
PROCESS FOR ENHANCING SOLUBILITY AND REACTION RATES IN SUPERCRITICAL FLUIDS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11185045
|
Filing Dt:
|
07/19/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
METHODS FOR RELEASABLY ATTACHING SUPPORT MEMBERS TO MICROFEATURE WORKPIECES AND MICROFEATURE ASSEMBLIES FORMED USING SUCH METHODS
|
|