skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:050937/0001   Pages: 964
Recorded: 10/09/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
07/01/2008
Application #:
11204462
Filing Dt:
08/16/2005
Publication #:
Pub Dt:
12/22/2005
Title:
BULK-ISOLATED PN DIODE AND METHOD OF FORMING A BULK-ISOLATED PN DIODE
2
Patent #:
Issue Dt:
12/30/2008
Application #:
11204509
Filing Dt:
08/16/2005
Publication #:
Pub Dt:
02/16/2006
Title:
METHOD OF DEPOSITING A SILICON DIOXIDE COMPRISING LAYER DOPED WITH AT LEAST ONE OF P, B AND GE
3
Patent #:
Issue Dt:
08/21/2007
Application #:
11204802
Filing Dt:
08/15/2005
Publication #:
Pub Dt:
02/16/2006
Title:
INVERTIBLE MICROFEATURE DEVICE PACKAGES
4
Patent #:
Issue Dt:
04/03/2007
Application #:
11204806
Filing Dt:
08/15/2005
Publication #:
Pub Dt:
01/05/2006
Title:
METHODS OF FORMING SEMICONDUCTOR CIRCUITRY
5
Patent #:
Issue Dt:
05/16/2006
Application #:
11204921
Filing Dt:
08/16/2005
Publication #:
Pub Dt:
12/08/2005
Title:
MAGNETIC NON-VOLATILE MEMORY COIL LAYOUT ARCHITECTURE AND PROCESS INTEGRATION SCHEME
6
Patent #:
Issue Dt:
06/05/2007
Application #:
11205572
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
01/12/2006
Title:
SEMICONDUCTOR COMPONENT HAVING STACKED, ENCAPSULATED DICE AND METHOD OF FABRICATION
7
Patent #:
Issue Dt:
05/01/2007
Application #:
11205634
Filing Dt:
08/16/2005
Publication #:
Pub Dt:
02/16/2006
Title:
APPARATUS FOR DYNAMICALLY REPAIRING A SEMICONDUCTOR MEMORY
8
Patent #:
Issue Dt:
05/13/2008
Application #:
11205659
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
02/22/2007
Title:
LOW VOLTAGE SENSING SCHEME HAVING REDUCED ACTIVE POWER DOWN STANDBY CURRENT
9
Patent #:
Issue Dt:
10/07/2008
Application #:
11205772
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
01/19/2006
Title:
APPARATUS HAVING A MEMORY DEVICE WITH FLOATING GATE LAYER GRAIN BOUNDARIES WITH OXIDIZED PORTIONS
10
Patent #:
Issue Dt:
12/11/2007
Application #:
11206012
Filing Dt:
08/16/2005
Publication #:
Pub Dt:
02/23/2006
Title:
MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING AND OPERATING PACKAGED MICROELECTRONIC DEVICE ASSEMBLIES
11
Patent #:
Issue Dt:
02/12/2008
Application #:
11206334
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
02/02/2006
Title:
METHODS OF FORMING CAPACITORS
12
Patent #:
Issue Dt:
07/24/2007
Application #:
11206340
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
03/16/2006
Title:
METHODS FOR TREATING PLURALITIES OF DISCRETE SEMICONDUCTOR SUBSTRATES
13
Patent #:
Issue Dt:
11/06/2007
Application #:
11206414
Filing Dt:
08/18/2005
Publication #:
Pub Dt:
02/22/2007
Title:
METHOD OF ETCHING A SUBSTRATE AND METHOD OF FORMING A FEATURE ON A SUBSTRATE
14
Patent #:
Issue Dt:
11/14/2006
Application #:
11207115
Filing Dt:
08/18/2005
Publication #:
Pub Dt:
02/02/2006
Title:
WET ETCHING METHOD OF REMOVING SILICON FROM A SUBSTRATE AND METHOD OF FORMING TRENCH ISOLATION
15
Patent #:
Issue Dt:
08/10/2010
Application #:
11207116
Filing Dt:
08/18/2005
Publication #:
Pub Dt:
02/23/2006
Title:
ARRANGEMENTS OF FUSE-TYPE CONSTRUCTIONS
16
Patent #:
Issue Dt:
04/29/2008
Application #:
11207212
Filing Dt:
08/19/2005
Publication #:
Pub Dt:
02/22/2007
Title:
SWITCHED CAPACITOR AMPLIFIER WITH HIGHER GAIN AND IMPROVED CLOSED-LOOP GAIN ACCURACY
17
Patent #:
Issue Dt:
07/27/2010
Application #:
11207223
Filing Dt:
08/19/2005
Publication #:
Pub Dt:
02/22/2007
Title:
SYSTEM AND METHOD FOR INJECTING PHASE JITTER INTO INTEGRATED CIRCUIT TEST SIGNALS
18
Patent #:
Issue Dt:
03/25/2008
Application #:
11207764
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
02/22/2007
Title:
BOTTOM ELECTRODE FOR MEMORY DEVICE AND METHOD OF FORMING THE SAME
19
Patent #:
Issue Dt:
10/23/2007
Application #:
11207806
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
02/22/2007
Title:
HIGH SPEED, LOW POWER CMOS LOGIC GATE
20
Patent #:
Issue Dt:
11/07/2006
Application #:
11208304
Filing Dt:
08/19/2005
Publication #:
Pub Dt:
01/12/2006
Title:
SEMICONDUCTOR COMPONENT AND ASSEMBLY HAVING FEMALE CONDUCTIVE MEMBERS
21
Patent #:
Issue Dt:
12/18/2007
Application #:
11208858
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
03/01/2007
Title:
METHOD AND APPARATUS PROVIDING INPUT BUFFER DESIGN USING COMMON-MODE FEEDBACK
22
Patent #:
Issue Dt:
01/20/2009
Application #:
11208921
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
01/26/2006
Title:
NROM FLASH MEMORY WITH A HIGH-PERMITTIVITY GATE DIELECTRIC
23
Patent #:
Issue Dt:
07/22/2008
Application #:
11208965
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
01/05/2006
Title:
METHODS OF FORMING TRENCH ISOLATION REGIONS
24
Patent #:
Issue Dt:
10/02/2007
Application #:
11208969
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
02/02/2006
Title:
METHOD OF FORMING A CAPACITOR
25
Patent #:
Issue Dt:
04/29/2008
Application #:
11208972
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
02/22/2007
Title:
METHOD FOR FORMING A BURIED DIGIT LINE WITH SELF ALIGNING SPACING LAYER AND CONTACT PLUGS DURING THE FORMATION OF A SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICES, AND SYSTEMS INCLUDING SAME
26
Patent #:
Issue Dt:
01/31/2012
Application #:
11209011
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
02/22/2007
Title:
STUD CAPACITOR DEVICE AND FABRICATION METHOD
27
Patent #:
Issue Dt:
06/17/2008
Application #:
11209025
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
02/09/2006
Title:
METHOD OF FABRICATING INTEGRATED CIRCUITRY
28
Patent #:
Issue Dt:
04/20/2010
Application #:
11209059
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
02/22/2007
Title:
METHOD OF SUBSTANTIALLY UNIFORMLY ETCHING NON-HOMOGENEOUS SUBSTRATES
29
Patent #:
Issue Dt:
10/09/2007
Application #:
11209081
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
01/05/2006
Title:
METHODS OF FORMING TRENCH ISOLATION REGIONS
30
Patent #:
Issue Dt:
04/15/2008
Application #:
11209082
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
02/02/2006
Title:
METHOD OF FORMING A CAPACITOR
31
Patent #:
Issue Dt:
05/05/2009
Application #:
11209128
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
12/15/2005
Title:
FLASH MEMORY HAVING A HIGH-PERMITTIVITY TUNNEL DIELECTRIC
32
Patent #:
Issue Dt:
11/25/2008
Application #:
11209228
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
12/22/2005
Title:
GATED LATERAL THYRISTOR-BASED RANDOM ACCESS MEMORY CELL (GLTRAM)
33
Patent #:
Issue Dt:
01/27/2009
Application #:
11209301
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
12/22/2005
Title:
NAND MEMORY ARRAYS
34
Patent #:
Issue Dt:
07/31/2007
Application #:
11209416
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
01/05/2006
Title:
SCALABLE FLASH/NV STRUCTURES AND DEVICES WITH EXTENDED ENDURANCE
35
Patent #:
Issue Dt:
10/28/2008
Application #:
11209425
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
01/12/2006
Title:
DECOUPLING CAPACITOR FOR HIGH FREQUENCY NOISE IMMUNITY
36
Patent #:
Issue Dt:
09/25/2007
Application #:
11209487
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
12/22/2005
Title:
SOURCE LINES FOR NAND MEMORY DEVICES
37
Patent #:
Issue Dt:
03/31/2009
Application #:
11209524
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
03/02/2006
Title:
OPTICAL DEVICE AND ASSEMBLY FOR USE WITH IMAGING DIES, AND WAFER-LABEL IMAGER ASSEMBLY
38
Patent #:
Issue Dt:
06/29/2010
Application #:
11209752
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
03/01/2007
Title:
METHOD AND APPARATUS PROVIDING REFRACTIVE INDEX STRUCTURE FOR A DEVICE CAPTURING OR DISPLAYING IMAGES
39
Patent #:
Issue Dt:
02/20/2007
Application #:
11210083
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
12/15/2005
Title:
MEMORY BLOCK ERASING IN A FLASH MEMORY DEVICE
40
Patent #:
Issue Dt:
04/14/2009
Application #:
11210290
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
12/15/2005
Title:
SWITCHED CAPACITOR FOR A TUNABLE DELAY CIRCUIT
41
Patent #:
Issue Dt:
01/13/2009
Application #:
11210363
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
03/08/2007
Title:
SCALABLE MULTI-FUNCTIONAL AND MULTI-LEVEL NANO-CRYSTAL NON-VOLATILE MEMORY DEVICE
42
Patent #:
Issue Dt:
07/01/2008
Application #:
11210373
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
12/29/2005
Title:
STRAINED SI/SIGE STRUCTURES BY ION IMPLANTATION
43
Patent #:
Issue Dt:
04/28/2009
Application #:
11210406
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
03/01/2007
Title:
TESTING SYSTEM AND METHOD ALLOWING ADJUSTMENT OF SIGNAL TRANSMIT TIMING
44
Patent #:
Issue Dt:
03/24/2009
Application #:
11210518
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
01/05/2006
Title:
THREE DIMENSIONAL FLASH CELL
45
Patent #:
Issue Dt:
11/17/2009
Application #:
11210523
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
12/22/2005
Title:
THREE DIMENSIONAL FLASH CELL
46
Patent #:
Issue Dt:
04/28/2009
Application #:
11210539
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
03/01/2007
Title:
COMBINED VOLATILE AND NON-VOLATILE MEMORY DEVICE WITH GRADED COMPOSITION INSULATOR STACK
47
Patent #:
Issue Dt:
08/21/2007
Application #:
11210562
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
01/12/2006
Title:
METHOD FOR FABRICATING SEMICONDUCTOR COMPONENT WITH ADJUSTMENT CIRCUITRY FOR ELECTRICAL CHARACTERISTICS OR INPUT/OUTPUT CONFIGURATION
48
Patent #:
Issue Dt:
09/15/2009
Application #:
11210606
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
01/05/2006
Title:
SEMICONDUCTOR DEVICES WITH PERMANENT POLYMER STENCIL AND METHOD FOR MANUFACTURING THE SAME
49
Patent #:
Issue Dt:
09/25/2007
Application #:
11210608
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
12/15/2005
Title:
METHOD AND APPARATUS FOR AMPLIFYING A REGULATED DIFFERENTIAL SIGNAL TO A HIGHER VOLTAGE
50
Patent #:
Issue Dt:
01/05/2010
Application #:
11210632
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
12/22/2005
Title:
APPARATUS FOR MOLDING A SEMICONDUCTOR DIE PACKAGE WITH ENHANCED THERMAL CONDUCTIVITY
51
Patent #:
Issue Dt:
04/10/2007
Application #:
11210927
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
01/19/2006
Title:
MICRO-MECHANICALLY STRAINED SEMICONDUCTOR FILM
52
Patent #:
Issue Dt:
10/02/2007
Application #:
11211201
Filing Dt:
08/25/2005
Publication #:
Pub Dt:
12/22/2005
Title:
NROM FLASH MEMORY DEVICES ON ULTRATHIN SILICON
53
Patent #:
Issue Dt:
10/02/2007
Application #:
11211207
Filing Dt:
08/25/2005
Publication #:
Pub Dt:
12/22/2005
Title:
NROM FLASH MEMORY DEVICES ON ULTRATHIN SILICON
54
Patent #:
Issue Dt:
07/17/2007
Application #:
11211208
Filing Dt:
08/25/2005
Publication #:
Pub Dt:
12/22/2005
Title:
NROM FLASH MEMORY DEVICES ON ULTRATHIN SILICON
55
Patent #:
Issue Dt:
09/25/2007
Application #:
11211373
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
12/22/2005
Title:
SEMICONDUCTOR CONSTRUCTIONS
56
Patent #:
Issue Dt:
06/05/2007
Application #:
11211374
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
01/26/2006
Title:
SEMICONDUCTOR CONSTRUCTIONS
57
Patent #:
Issue Dt:
07/31/2007
Application #:
11211799
Filing Dt:
08/25/2005
Publication #:
Pub Dt:
12/22/2005
Title:
PSEUDO CMOS DYNAMIC LOGIC WITH DELAYED CLOCKS
58
Patent #:
Issue Dt:
11/17/2009
Application #:
11211848
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
02/16/2006
Title:
MEMORY DEVICE SEQUENCER AND METHOD SUPPORTING MULTIPLE MEMORY DEVICE CLOCK SPEEDS
59
Patent #:
Issue Dt:
08/21/2007
Application #:
11211853
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
02/09/2006
Title:
METHODS OF FORMING A CONDUCTIVE CONTACT THROUGH A DIELECTRIC
60
Patent #:
Issue Dt:
09/18/2007
Application #:
11211915
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
12/22/2005
Title:
METHOD OF FORMING A FIELD EFFECT TRANSISTOR USING CONDUCTIVE MASKING MATERIAL
61
Patent #:
Issue Dt:
01/11/2011
Application #:
11212015
Filing Dt:
08/24/2005
Publication #:
Pub Dt:
02/16/2006
Title:
METHODS AND APPARATUSES FOR PROVIDING STACKED-DIE DEVICES
62
Patent #:
Issue Dt:
11/09/2010
Application #:
11212071
Filing Dt:
08/25/2005
Publication #:
Pub Dt:
01/05/2006
Title:
ELECTRICAL INTERCONNECT USING LOCALLY CONDUCTIVE ADHESIVE
63
Patent #:
Issue Dt:
11/14/2006
Application #:
11212190
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
01/05/2006
Title:
INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD
64
Patent #:
Issue Dt:
08/05/2014
Application #:
11212215
Filing Dt:
08/25/2005
Publication #:
Pub Dt:
03/01/2007
Title:
LAND GRID ARRAY SEMICONDUCTOR DEVICE PACKAGES
65
Patent #:
Issue Dt:
01/04/2011
Application #:
11212306
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
12/22/2005
Title:
ZIRCONIUM TITANIUM OXIDE FILMS
66
Patent #:
Issue Dt:
11/06/2007
Application #:
11212440
Filing Dt:
08/25/2005
Publication #:
Pub Dt:
03/01/2007
Title:
LEAD FRAME-BASED SEMICONDUCTOR DEVICE PACKAGES INCORPORATING AT LEAST ONE LAND GRID ARRAY PACKAGE
67
Patent #:
Issue Dt:
08/12/2008
Application #:
11212646
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
01/05/2006
Title:
SELF-ALIGNED, LOW-RESISTANCE, EFFICIENT MEMORY ARRAY
68
Patent #:
Issue Dt:
10/02/2007
Application #:
11212855
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
01/05/2006
Title:
ELECTRONIC SYSTEMS HAVING DOPED ALUMINUM OXIDE DIELECTRICS
69
Patent #:
Issue Dt:
11/06/2007
Application #:
11212899
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
03/23/2006
Title:
SEMICONDUCTOR STRUCTURES
70
Patent #:
Issue Dt:
10/13/2009
Application #:
11212986
Filing Dt:
08/25/2005
Publication #:
Pub Dt:
03/02/2006
Title:
METHODS AND APPARATUSES FOR TRANSFERRING HEAT FROM STACKED MICROFEATURE DEVICES
71
Patent #:
Issue Dt:
01/16/2007
Application #:
11212987
Filing Dt:
08/25/2005
Title:
DEVICE AND METHOD FOR USING DYNAMIC CELL PLATE SENSING IN A DRAM MEMORY CELL
72
Patent #:
Issue Dt:
03/04/2008
Application #:
11213014
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
01/12/2006
Title:
CAPACITORS HAVING DOPED ALUMINUM OXIDE DIELECTRICS
73
Patent #:
Issue Dt:
04/03/2007
Application #:
11213104
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
12/22/2005
Title:
FLASH MEMORY DEVICE HAVING A GRADED COMPOSITION, HIGH DIELECTRIC CONSTANT GATE INSULATOR
74
Patent #:
Issue Dt:
01/02/2007
Application #:
11213156
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
01/05/2006
Title:
FLOATING-GATE FIELD-EFFECT TRANSISTORS HAVING DOPED ALUMINUM OXIDE DIELECTRICS
75
Patent #:
Issue Dt:
01/09/2007
Application #:
11213157
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
01/19/2006
Title:
FIELD-EFFECT TRANSISTORS HAVING DOPED ALUMINUM OXIDE DIELECTRICS
76
Patent #:
Issue Dt:
11/24/2009
Application #:
11213220
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
03/15/2007
Title:
HIGH PERFORMANCE INPUT RECEIVER CIRCUIT FOR REDUCED-SWING INPUTS
77
Patent #:
Issue Dt:
03/18/2008
Application #:
11213283
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
03/01/2007
Title:
METHOD TO REDUCE CHARGE BUILDUP DURING HIGH ASPECT RATIO CONTACT ETCH
78
Patent #:
Issue Dt:
07/17/2007
Application #:
11213937
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
03/01/2007
Title:
METHOD AND APPARATUS PROVIDING A TWO-WAY SHARED STORAGE GATE ON A FOUR-WAY SHARED PIXEL
79
Patent #:
Issue Dt:
08/18/2009
Application #:
11214367
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
01/12/2006
Title:
BORON-DOPED AMORPHOUS CARBON FILM FOR USE AS A HARD ETCH MASK DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
80
Patent #:
Issue Dt:
11/25/2008
Application #:
11214388
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
03/01/2007
Title:
SYSTEMS AND METHODS FOR CONTROLLING AMBIENT PRESSURE DURING PROCESSING OF MICROFEATURE WORKPIECES, INCLUDING DURING IMMERSION LITHOGRAPHY
81
Patent #:
Issue Dt:
06/13/2006
Application #:
11214494
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
01/05/2006
Title:
FASTER METHOD OF ERASING FLASH MEMORY
82
Patent #:
Issue Dt:
05/05/2009
Application #:
11214495
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
01/05/2006
Title:
SEMICONDUCTOR ON INSULATOR STRUCTURE
83
Patent #:
Issue Dt:
02/13/2007
Application #:
11214528
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
01/05/2006
Title:
PROGRAMMABLE FUSE AND ANTIFUSE AND METHOD THEREFOR
84
Patent #:
Issue Dt:
08/04/2009
Application #:
11214531
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
12/29/2005
Title:
CONTACT STRUCTURE
85
Patent #:
Issue Dt:
11/27/2007
Application #:
11214533
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
12/29/2005
Title:
SYSTEMS AND METHODS OF FORMING REFRACTORY METAL NITRIDE LAYERS USING ORGANIC AMINES
86
Patent #:
Issue Dt:
02/05/2008
Application #:
11214554
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
03/01/2007
Title:
DRY ETCHING PROCESS TO FORM A CONDUCTIVE LAYER WITHIN AN OPENING WITHOUT USE OF A MASK DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
87
Patent #:
Issue Dt:
06/01/2010
Application #:
11214555
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
01/05/2006
Title:
APPARATUS AND METHOD FOR CONTROLLING DIFFUSION
88
Patent #:
Issue Dt:
02/16/2010
Application #:
11214684
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
03/01/2007
Title:
NANOIMPRINT LITHOGRAPHY TEMPLATE TECHNIQUES FOR USE DURING THE FABRICATION OF A SEMICONDUCTOR DEVICE AND SYSTEMS INCLUDING SAME
89
Patent #:
Issue Dt:
10/02/2007
Application #:
11214991
Filing Dt:
08/31/2005
Publication #:
Pub Dt:
03/01/2007
Title:
RESISTANCE VARIABLE MEMORY ELEMENT WITH THRESHOLD DEVICE AND METHOD OF FORMING THE SAME
90
Patent #:
Issue Dt:
11/02/2010
Application #:
11214998
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
10/05/2006
Title:
SEMICONDUCTOR CONSTRUCTIONS
91
Patent #:
Issue Dt:
09/18/2007
Application #:
11215233
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
12/29/2005
Title:
LEADFRAME ALTERATION TO DIRECT COMPOUND FLOW INTO PACKAGE
92
Patent #:
Issue Dt:
06/05/2007
Application #:
11215243
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
03/01/2007
Title:
SEMICONDUCTOR CONSTRUCTIONS, AND METHODS OF FORMING CAPACITOR DEVICES
93
Patent #:
Issue Dt:
06/19/2007
Application #:
11215259
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
01/05/2006
Title:
METHOD OF CONVERTING CONTENTS OF FLASH MEMORY CELLS IN THE PRESENCE OF LEAKAGE
94
Patent #:
Issue Dt:
03/17/2009
Application #:
11215367
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
01/12/2006
Title:
ELECTRONIC APPARATUS HAVING A CORE CONDUCTIVE STRUCTURE WITHIN AN INSULATING LAYER
95
Patent #:
Issue Dt:
05/18/2010
Application #:
11215412
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
03/02/2006
Title:
RUTHENIUM LAYER FOR A DIELECTRIC LAYER CONTAINING A LANTHANIDE OXIDE
96
Patent #:
Issue Dt:
12/26/2006
Application #:
11215465
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
12/22/2005
Title:
CONDUCTIVE MATERIAL PATTERNING METHODS
97
Patent #:
Issue Dt:
09/22/2009
Application #:
11215466
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
01/05/2006
Title:
APPARATUS AND METHOD FOR CONTROLLING DIFFUSION
98
Patent #:
Issue Dt:
10/21/2008
Application #:
11215468
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
03/01/2007
Title:
ULTRA-THIN BODY VERTICAL TUNNELING TRANSISTOR
99
Patent #:
Issue Dt:
12/15/2009
Application #:
11215472
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
01/12/2006
Title:
SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES WITH EDGE CONTACTS AND SACRIFICIAL SUBSTRATES AND OTHER INTERMEDIATE STRUCTURES USED OR FORMED IN FABRICATING THE ASSEMBLIES OR PACKAGES
100
Patent #:
Issue Dt:
04/26/2011
Application #:
11215489
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
12/29/2005
Title:
METHOD OF FORMING HIGH ASPECT RATIO STRUCTURES
Assignor
1
Exec Dt:
07/31/2019
Assignee
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 11/10/2024 01:12 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT