|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12839870
|
Filing Dt:
|
07/20/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
COMPRESSED REPLAY BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12840688
|
Filing Dt:
|
07/21/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METAL-CONTAMINATION-FREE THROUGH-SUBSTRATE VIA STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
12840689
|
Filing Dt:
|
07/21/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHOD AND STRUCTURE FOR BALANCING POWER AND PERFORMANCE USING FLUORINE AND NITROGEN DOPED SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12840791
|
Filing Dt:
|
07/21/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
SCHOTTKY BARRIER DIODE WITH PERIMETER CAPACITANCE WELL JUNCTION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12841312
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
BARRIER COAT FOR ELIMINATION OF RESIST RESIDUES ON HIGH k/METAL GATE STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12841359
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
INTERCONNECT STRUCTURES WITH PATTERNABLE LOW-K DIELECTRICS AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12841384
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
IMPLEMENTING TIMING PESSIMISM REDUCTION FOR PARALLEL CLOCK TREES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12841403
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
IMPLEMENTING FORWARD TRACING TO REDUCE PESSIMISM IN STATIC TIMING OF LOGIC BLOCKS LAID OUT IN PARALLEL STRUCTURES ON AN INTEGRATED CIRCUIT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12841408
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
STRUCTURE AND METHOD FOR STRESS LATCHING IN NON-PLANAR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
12841750
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHODS FOR IMPROVED ADHESION OF PROTECTIVE LAYERS OF IMAGER MICROLENS STRUCTURES BY FORMING AN INTERFACIAL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
12842146
|
Filing Dt:
|
07/23/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR (SOI) STRUCTURE WITH SELECTIVELY PLACED SUB-INSULATOR LAYER VOID(S) AND METHOD OF FORMING THE SOI STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12843228
|
Filing Dt:
|
07/26/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
STRUCTURE AND METHOD TO FORM NANOPORE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12843358
|
Filing Dt:
|
07/26/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
WATER CONSUMPTION MONITOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12843998
|
Filing Dt:
|
07/27/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
METHOD AND STRUCTURE TO IMPROVE FORMATION OF SILICIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12844339
|
Filing Dt:
|
07/27/2010
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
TRANSITIONING DIGITAL INTEGRATED CIRCUIT FROM STANDBY MODE TO ACTIVE MODE VIA BACKGATE CHARGE TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12844478
|
Filing Dt:
|
07/27/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
STRUCTURE AND METHOD FOR MAKING METAL SEMICONDUCTOR FIELD EFFECT TRANSISTOR (MOSFET) WITH ISOLATION LAST PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12845065
|
Filing Dt:
|
07/28/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE INCORPORATING A CONDUCTOR LAYER WITH BOTH TOP SURFACE AND SIDEWALL PASSIVATION AND A METHOD OF FORMING THE INTEGRATED CIRCUIT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12845390
|
Filing Dt:
|
07/28/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
HIGH FREQUENCY QUADRATURE PLL CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12845966
|
Filing Dt:
|
07/29/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
DRIVE STRENGTH CONTROL OF PHASE ROTATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
12846020
|
Filing Dt:
|
07/29/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
METHOD OF FORMING SEMICONDUCTOR STRUCTURES WITH CONTACT HOLES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12846050
|
Filing Dt:
|
07/29/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
MODIFICATION OF NITRIDE TOP LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12847208
|
Filing Dt:
|
07/30/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
SOI TRENCH DRAM STRUCTURE WITH BACKSIDE STRAP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12848494
|
Filing Dt:
|
08/02/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
RAISED SOURCE/DRAIN FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12848558
|
Filing Dt:
|
08/02/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
METHOD, APPARATUS, AND DESIGN STRUCTURE FOR SILICON-ON-INSULATOR HIGH-BANDWIDTH CIRCUITRY WITH REDUCED CHARGE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12848582
|
Filing Dt:
|
08/02/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
NANOWIRE MESH DEVICE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12849086
|
Filing Dt:
|
08/03/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
PASSIVE COMPONENTS IN THE BACK END OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12849171
|
Filing Dt:
|
08/03/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
FRACTURING CONTINUOUS PHOTOLITHOGRAPHY MASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12849743
|
Filing Dt:
|
08/03/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
EFFICIENT REWRITE TECHNIQUE FOR TAPE DRIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12849966
|
Filing Dt:
|
08/04/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
COMPOSITIONALLY-GRADED BAND GAP HETEROJUNCTION SOLAR CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12849973
|
Filing Dt:
|
08/04/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
CONSTRAINT PROGRAMMING BASED METHOD FOR BUS-AWARE MACRO-BLOCK PIN PLACEMENT IN A HIERARCHICAL INTEGRATED CIRCUIT LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12851206
|
Filing Dt:
|
08/05/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
SELF-ALIGNED PERMANENT ON-CHIP INTERCONNECT STRUCTURE FORMED BY PITCH SPLITTING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12851232
|
Filing Dt:
|
08/05/2010
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
VERTICAL FIELD EFFECT TRANSISTOR ARRAYS INCLUDING GATE ELECTRODES ANNULARLY SURROUNDING SEMICONDUCTOR PILLARS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12851814
|
Filing Dt:
|
08/06/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
STRUCTURE FOR SYMMETRICAL CAPACITOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12851966
|
Filing Dt:
|
08/06/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
DEVICE AND METHOD FOR UNIFORM STI RECESS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12852946
|
Filing Dt:
|
08/09/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
Morphing Memory Architecture
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12853278
|
Filing Dt:
|
08/09/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
MULTI COMPONENT DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12853318
|
Filing Dt:
|
08/10/2010
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
SATISFIABILITY (SAT) BASED BOUNDED MODEL CHECKERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12853354
|
Filing Dt:
|
08/10/2010
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
METHODS TO MITIGATE PLASMA DAMAGE IN ORGANOSILICATE DIELECTRICS USING A PROTECTIVE SIDEWALL SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
12853532
|
Filing Dt:
|
08/10/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
LOW HARMONIC RF SWITCH IN SOI
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
12853537
|
Filing Dt:
|
08/10/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
INTERCONNECT STRUCTURE FOR IMPROVED TIME DEPENDENT DIELECTRIC BREAKDOWN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12853795
|
Filing Dt:
|
08/10/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
CMOS PIXEL SENSOR CELLS WITH POLY SPACER TRANSFER GATES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12854192
|
Filing Dt:
|
08/11/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
METHOD TO FORM NANOPORE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12854352
|
Filing Dt:
|
08/11/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING A CONTACT-LEVEL AIR GAP WITHIN THE INTERLAYER DIELECTRICS ABOVE A SEMICONDUCTOR DEVICE AND A METHOD OF FORMING THE SEMICONDUCTOR STRUCTURE USING A SELF-ASSEMBLY APPROACH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12854416
|
Filing Dt:
|
08/11/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
CORROSION SENSORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12854506
|
Filing Dt:
|
08/11/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
STABILIZED NICKEL SILICIDE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
12854945
|
Filing Dt:
|
08/12/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
DETERMINING SIMULATION FIDELITY IN A SELF-OPTIMIZED SIMULATION OF A COMPLEX SYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12854973
|
Filing Dt:
|
08/12/2010
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
Title:
|
Mechanical Barrier Element for Improved Thermal Reliability of Electronic Components
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12855009
|
Filing Dt:
|
08/12/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
AUTOMATED PLANNING IN PHYSICAL SYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12855014
|
Filing Dt:
|
08/12/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
DYNAMICALLY ADJUSTING SIMULATION FIDELITY BASED ON CHECKPOINTED FIDELITY STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
12855079
|
Filing Dt:
|
08/12/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
SMALL FOOTPRINT PHASE CHANGE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12855273
|
Filing Dt:
|
08/12/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
METHOD FOR INTEGRATING MULTIPLE THRESHOLD VOLTAGE DEVICES FOR CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12855738
|
Filing Dt:
|
08/13/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
CMOS TRANSISTORS WITH STRESSED HIGH MOBILITY CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12855854
|
Filing Dt:
|
08/13/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
THERMAL ENHANCEMENT FOR MULTI-LAYER SEMICONDUCTOR STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12856208
|
Filing Dt:
|
08/13/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
Simultaneous Optical Proximity Correction and Decomposition for Double Exposure Lithography
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
12856212
|
Filing Dt:
|
08/13/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12856338
|
Filing Dt:
|
08/13/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
CHEMICALLY AMPLIFIED SILSESQUIOXANE RESIST COMPOSITIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12857022
|
Filing Dt:
|
08/16/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
Silicon on Insulator Field Effect Device
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12857588
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
PROOF BASED BOUNDED MODEL CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12857591
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
METHOD OF MEASURING THE IMPACT OF CLOCK SKEW ON SLACK DURING A STATISTICAL STATIC TIMING ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12857633
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
LOW-K INTERLEVEL DIELECTRIC MATERIALS AND METHOD OF FORMING LOW-K INTERLEVEL DIELECTRIC LAYERS AND STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12857864
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
SER TESTING FOR AN IC CHIP USING HOT UNDERFILL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12858094
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
PROGRAMMABLE FETS USING VT-SHIFT EFFECT AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12858499
|
Filing Dt:
|
08/18/2010
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
LOW POWER, SINGLE-ENDED SENSING IN A MULTI-PORT SRAM USING PRE-DISCHARGED BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12858522
|
Filing Dt:
|
08/18/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
CIRCUIT DESIGN OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12858881
|
Filing Dt:
|
08/18/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
IMPLEMENTING PHASE LOCKED LOOP (PLL) WITH ENHANCED LOCKING CAPABILITY WITH A WIDE RANGE DYNAMIC REFERENCE CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12858953
|
Filing Dt:
|
08/18/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
ALTERING CAPACITANCE OF MIM CAPACITOR HAVING REACTIVE LAYER THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12858961
|
Filing Dt:
|
08/18/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
HERMETICITY SENSOR AND RELATED METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
12859414
|
Filing Dt:
|
08/19/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING HIGH-K/METAL GATE EXTREMELY THIN SEMICONDUCTOR ON INSULATOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12859426
|
Filing Dt:
|
08/19/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
DOPED GRAPHENE FILMS WITH REDUCED SHEET RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
12859801
|
Filing Dt:
|
08/20/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
LOW LEAKAGE, LOW CAPACITANCE ELECTROSTATIC DISCHARGE (ESD) SILICON CONTROLLED RECITIFER (SCR), METHODS OF MANUFACTURE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12859903
|
Filing Dt:
|
08/20/2010
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
DIFFERENTIAL NITRIDE PULLBACK TO CREATE DIFFERENTIAL NFET TO PFET DIVOTS FOR IMPROVED PERFORMANCE VERSUS LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12860236
|
Filing Dt:
|
08/20/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
EPITAXIAL GROWTH OF SILICON DOPED WITH CARBON AND PHOSPHORUS USING HYDROGEN CARRIER GAS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12860977
|
Filing Dt:
|
08/23/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR DEVICE WITH SHAPED CONDUCTION CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
12860990
|
Filing Dt:
|
08/23/2010
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
CONFIGURING RADIATION SOURCES TO SIMULTANEOUSLY IRRADIATE A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12861026
|
Filing Dt:
|
08/23/2010
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
METHOD FOR LOW POWER SENSING IN A MULTI-PORT SRAM USING PRE-DISCHARGED BIT LINES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12861056
|
Filing Dt:
|
08/23/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
IMPLEMENTING MULTIPLE DIFFERENT TYPES OF DIES FOR MEMORY STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12861087
|
Filing Dt:
|
08/23/2010
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
Method, Electronic Design Automation Tool, Computer Program Product, and Data Processing Program for Creating a Layout for Design Representation of an Electronic Circuit and Corresponding Port for an Electronic Circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12861913
|
Filing Dt:
|
08/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
SEMICONDUCTOR TRANSISTORS HAVING HIGH-K GATE DIELECTRIC LAYERS AND METAL GATE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12861947
|
Filing Dt:
|
08/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
MULTILEVEL PROGRAMMING OF PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12861976
|
Filing Dt:
|
08/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
SAME-CHIP MULTICHARACTERISTIC SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12862310
|
Filing Dt:
|
08/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
METHOD AND DEVICE FOR MEASURING INTEGRATED CIRCUIT POWER SUPPLY NOISE AND CALIBRATION OF POWER SUPPLY NOISE ANALYSIS MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12862838
|
Filing Dt:
|
08/25/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
LOGIC MODIFICATION SYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
12862844
|
Filing Dt:
|
08/25/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
SEMICONDUCTOR TEST CHIP DEVICE TO MIMIC FIELD THERMAL MINI-CYCLES TO ASSESS RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12862949
|
Filing Dt:
|
08/25/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
CONE-AWARE SPARE CELL PLACEMENT USING HYPERGRAPH CONNECTIVITY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12868086
|
Filing Dt:
|
08/25/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
CONVERGED LARGE BLOCK AND STRUCTURED SYNTHESIS FOR HIGH PERFORMANCE MICROPROCESSOR DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
12869973
|
Filing Dt:
|
08/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
CONTROLLING NON-PROCESS OF RECORD (POR) PROCESS LIMITING YIELD (PLY) INSPECTION WORK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
12870041
|
Filing Dt:
|
08/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
Circuit Apparatus Having a Rounded Trace
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12870072
|
Filing Dt:
|
08/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
Method to Manufacture a Circuit Apparatus Having a Rounded Differential Pair Trace
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12870624
|
Filing Dt:
|
08/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
ELECTRONIC DESIGN AUTOMATION OBJECT PLACEMENT WITH PARTIALLY REGION-CONSTRAINED OBJECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12870921
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
ELECTRONIC FUSES IN SEMICONDUCTOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
12870922
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
IMPACT IONIZATION FIELD-EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12871039
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
IDENTIFYING DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
12871429
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
INTEGRATED CROSS-TESTER ANALYSIS AND REAL-TIME ADAPTIVE TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12871962
|
Filing Dt:
|
08/31/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
OPTIMAL CORRELATED ARRAY ABSTRACTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
12872312
|
Filing Dt:
|
08/31/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
METHOD FOR OPTIMIZING SOURCE AND MASK TO CONTROL LINE WIDTH ROUGHNESS AND IMAGE LOG SLOPE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12872490
|
Filing Dt:
|
08/31/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
TECHNIQUES FOR EMPLOYING RETIMING AND TRANSIENT SIMPLIFICATION ON NETLISTS THAT INCLUDE MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12872964
|
Filing Dt:
|
08/31/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
ONLINE MANAGEMENT OF HISTORICAL DATA FOR EFFICIENT REPORTING AND ANALYTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12873058
|
Filing Dt:
|
08/31/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
POST-FABRICATION SELF-ALIGNED INITIALIZATION OF INTEGRATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
12873361
|
Filing Dt:
|
09/01/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
COMPOSITE FILTRATION MEMBRANES AND METHODS OF PREPARATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12873376
|
Filing Dt:
|
09/01/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
COMPOSITE FILTRATION MEMBRANES AND METHODS OF PREPARATION THEREOF
|
|