|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12873376
|
Filing Dt:
|
09/01/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
COMPOSITE FILTRATION MEMBRANES AND METHODS OF PREPARATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12873554
|
Filing Dt:
|
09/01/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
CIRCUIT ANALYSIS USING TRANSVERSE BUCKETS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12873882
|
Filing Dt:
|
09/01/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
ELECTRICAL FUSE HAVING A FULLY SILICIDED FUSELINK AND ENHANCED FLUX DIVERGENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12875081
|
Filing Dt:
|
09/02/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
USING PORT OBSCURITY FACTORS TO IMPROVE ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12875398
|
Filing Dt:
|
09/03/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
DESIGN STRUCTURE AND METHOD FOR BURIED INDUCTORS FOR ULTRA-HIGH RESISTIVITY WAFERS FOR SOI/RF SIGE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12875416
|
Filing Dt:
|
09/03/2010
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING A GATE ELECTRODE AT LEAST PARTIALLY DISPOSED IN A TRENCH FORMED AT A BEND IN A SEMICONDUCTOR MATERIAL.
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12875517
|
Filing Dt:
|
09/03/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
METHOD FOR INCREASING THE MANUFACTURING YIELD OF PROGRAMMABLE LOGIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12876319
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
VERIFICATION OF LOGIC CIRCUIT DESIGNS USING DYNAMIC CLOCK GATING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12876343
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
METHOD FOR FORMING AND STRUCTURE OF A RECESSED SOURCE/DRAIN STRAP FOR A MUGFET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12876441
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
NANOSTRUCTURE ELECTRODE FOR PSEUDOCAPACITIVE ENERGY STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12876454
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
GRAPHENE TRANSISTOR WITH A SELF-ALIGNED GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12876480
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
HIGH PERFORMANCE LOW POWER BULK FET DEVICE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12876510
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
METHOD FOR FORMING AN INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12876518
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
SOLUTION FOR FORMING POLISHING SLURRY, POLISHING SLURRY AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12877117
|
Filing Dt:
|
09/08/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
SOFT ERROR VERIFICATION IN HARDWARE DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12877628
|
Filing Dt:
|
09/08/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
PHASE CHANGE MEMORY CYCLE TIMER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
12878128
|
Filing Dt:
|
09/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Deposition Chamber Cleaning Method Including Stressed Cleaning Layer
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12878297
|
Filing Dt:
|
09/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Implementing Interleaved-Dielectric Joining of Multi-Layer Laminates
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12878579
|
Filing Dt:
|
09/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
CHIP ASSEMBLY WITH A CORELESS SUBSTRATE EMPLOYING A PATTERNED ADHESIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12878746
|
Filing Dt:
|
09/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
STRUCTURE AND METHOD OF FABRICATING A CZTS PHOTOVOLTAIC DEVICE BY ELECTRODEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
12878787
|
Filing Dt:
|
09/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Zinc Thin Films Plating Chemistry and Methods
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12879516
|
Filing Dt:
|
09/10/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
STABILITY-DEPENDENT SPARE CELL INSERTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12879602
|
Filing Dt:
|
09/10/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
COLLAR STRUCTURE AROUND SOLDER BALLS THAT CONNECT SEMICONDUCTOR DIE TO SEMICONDUCTOR CHIP PACKAGE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12880085
|
Filing Dt:
|
09/11/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Transistor having replacement metal gate and process for fabricating the same
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12880180
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
PROCESS INTEGRATION FOR FLASH STORAGE ELEMENT AND DUAL CONDUCTOR COMPLEMENTARY MOSFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12880228
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
METHOD OF DESIGNING AN INTEGRATED CIRCUIT BASED ON A COMBINATION OF MANUFACTURABILITY, TEST COVERAGE AND, OPTIONALLY, DIAGNOSTIC COVERAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12880437
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
CONTACT FORMATION METHOD INCORPORATING PREVENTATIVE ETCH STEP REDUCING INTERLAYER DIELECTRIC MATERIAL FLAKE DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12880478
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
PROCESS TO FABRICATE A METAL HIGH-K TRANSISTOR HAVING FIRST AND SECOND SILICON SIDEWALLS FOR REDUCED PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12880794
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Problem Record Signature Generation, Classification and Search in Problem Determination
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12881152
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
ASYMMETRIC FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12881481
|
Filing Dt:
|
09/14/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
HIGH CAPACITANCE TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12881548
|
Filing Dt:
|
09/14/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
DETECTING DOSE AND FOCUS VARIATIONS DURING PHOTOLITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12881806
|
Filing Dt:
|
09/14/2010
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
STRUCTURE FOR METAL CAP APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12882362
|
Filing Dt:
|
09/15/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
THERMAL INTERFACE MATERIAL APPLICATION FOR INTEGRATED CIRCUIT COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12882425
|
Filing Dt:
|
09/15/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
CIRCUIT AND METHOD FOR ASYNCHRONOUS PIPELINE PROCESSING WITH VARIABLE REQUEST SIGNAL DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12882490
|
Filing Dt:
|
09/15/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
A METHOD OF FORMING AN EXTREMELY THIN SEMICONDUCTOR INSULATOR (ETOSOI) FET HAVING A STAIR-SHAPED RAISED SOURCE/DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12882500
|
Filing Dt:
|
09/15/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
BARRIER LAYER FORMATION FOR METAL INTERCONNECTS THROUGH ENHANCED IMPURITY DIFFUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12883874
|
Filing Dt:
|
09/16/2010
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
SELF-ALIGNED CMOS STRUCTURE WITH DUAL WORKFUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
12885592
|
Filing Dt:
|
09/20/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
Replacement Metal Gate Structures for Effective Work Function Control
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12885648
|
Filing Dt:
|
09/20/2010
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
CMOS IMAGE SENSOR WITH REDUCED DARK CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12885665
|
Filing Dt:
|
09/20/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
STRUCTURE FOR NANO-SCALE METALLIZATION AND METHOD FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12886139
|
Filing Dt:
|
09/20/2010
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
GATE PATTERNING OF NANO-CHANNEL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12886224
|
Filing Dt:
|
09/20/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
SELF-ALIGNED STRAP FOR EMBEDDED CAPACITOR AND REPLACEMENT GATE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12886639
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
TRANSISTORS HAVING STRESSED CHANNEL REGIONS AND METHODS OF FORMING TRANSISTORS HAVING STRESSED CHANNEL REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12886692
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
IMPLEMENTING SINGLE BIT REDUNDANCY FOR DYNAMIC SRAM CIRCUIT WITH ANY BIT DECODE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
12886850
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
FORMING NARROW FINS FOR FINFET DEVICES USING ASYMMETRICALLY SPACED MANDRELS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
12886881
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
STRAINED DEVICES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12886903
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
STRUCTURE AND METHOD FOR INCREASING STRAIN IN A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12887007
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
RECOVERY OF FAILED DISKS IN AN ARRAY OF DISKS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12887551
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
FLUID DISTRIBUTION APPARATUS AND METHOD FACILITATING COOLING OF ELECTRONICS RACK(S) AND SIMULATING HEATED AIRFLOW EXHAUST OF ELECTRONICS RACK(S)
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12887565
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
METHOD FOR DETERMINING MASK OPERATION ACTIVITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12887737
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
METHOD OF ELECTROLYTIC PLATING AND SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12887850
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
PROGRAMMING MULTI-LEVEL PHASE CHANGE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
12888388
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
DETECTION OF ANALYTES VIA NANOPARTICLE-LABELED SUBSTANCES WITH ELECTROMAGNETIC READ-WRITE HEADS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12888394
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
READ-AFTER-WRITE DETECTION OF ANALYTES VIA NANOPARTICLE-LABELED SUBSTANCES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12888403
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
SERVO CONTROL CIRCUIT FOR DETECTING ANALYTES VIA NANOPARTICLE-LABELED SUBSTANCES WITH ELECTROMAGNETIC READ-WRITE HEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
12888408
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
CIRCUIT FOR DETECTING ANALYTES VIA NANOPARTICLE-LABELED SUBSTANCES WITH ELECTROMAGNETIC READ-WRITE HEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12888828
|
Filing Dt:
|
09/23/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
ASYMMETRIC WEDGE JFET, RELATED METHOD AND DESIGN STRUCTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12888883
|
Filing Dt:
|
09/23/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
ARCHITECTURE FOR SHARING CACHES AMONG MULTIPLE PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12890051
|
Filing Dt:
|
09/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
STRUCTURES AND TECHNIQUES FOR ATOMIC LAYER DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
12890173
|
Filing Dt:
|
09/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
MIRROR ASSEMBLY INCLUDING FOAM ENCOMPASSED WITHIN A POLYMER MATRIX
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12890854
|
Filing Dt:
|
09/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
METHOD FOR GENERATING A PLURALITY OF OPTIMIZED WAVEFRONTS FOR A MULTIPLE EXPOSURE LITHOGRAPHIC PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
12890941
|
Filing Dt:
|
09/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
ELECTRICAL FUSE STRUCTURE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12892160
|
Filing Dt:
|
09/28/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
SRAM HAVING WORDLINE UP-LEVEL VOLTAGE ADJUSTABLE TO ASSIST BITCELL STABILITY AND DESIGN STRUCTURE FOR SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
12892191
|
Filing Dt:
|
09/28/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
METHODS AND SYSTEMS FOR ADJUSTING WORDLINE UP-LEVEL VOLTAGE TO IMPROVE PRODUCTION YIELD RELATIVE TO SRAM-CELL STABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12892465
|
Filing Dt:
|
09/28/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
USE OF CONTACTS TO CREATE DIFFERENTIAL STRESSES ON DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
12892474
|
Filing Dt:
|
09/28/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
USE OF CONTACTS TO CREATE DIFFERENTIAL STRESSES ON DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12892950
|
Filing Dt:
|
09/29/2010
|
Title:
|
STRAINED THIN BODY SEMICONDUCTOR-ON-INSULATOR SUBSTRATE AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12894231
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
CREATION OF LEAD-FREE SOLDER JOINT WITH INTERMETALLICS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12894286
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR EFFICIENT MODELING OF NPSKEW EFFECTS ON STATIC TIMING TESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12894308
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
TRANSACTIONAL MEMORY PREEMPTION MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12894412
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
Patterning nano-scale patterns on a film comprising unzipping copolymers
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12897021
|
Filing Dt:
|
10/04/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
SEMICONDUCTOR LAYER FORMING METHOD AND STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12897230
|
Filing Dt:
|
10/04/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
ISOLATION STRUCTURES FOR GLOBAL SHUTTER IMAGER PIXEL, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
12897295
|
Filing Dt:
|
10/04/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
PIXEL SENSOR CELL WITH HOLD NODE FOR LEAKAGE CANCELLATION AND METHODS OF MANUFACTURE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12897964
|
Filing Dt:
|
10/05/2010
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
PHASED ARRAY MILLIMETER WAVE IMAGING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12897983
|
Filing Dt:
|
10/05/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
STRUCTURE, DESIGN STRUCTURE AND PROCESS FOR INCREASING MAGNITUDE OF DEVICE THRESHOLD VOLTAGE FOR LOW POWER APPLICATIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12898885
|
Filing Dt:
|
10/06/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT AND INTERCONNECT, AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
12898924
|
Filing Dt:
|
10/06/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
DATA SECURITY FOR DYNAMIC RANDOM ACCESS MEMORY USING BODY BIAS TO CLEAR DATA AT POWER-UP
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12899127
|
Filing Dt:
|
10/06/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
CMOS STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12899638
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
TECHNIQUE TO CREATE A BURIED PLATE IN EMBEDDED DYNAMIC RANDOM ACCESS MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
12899691
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
ENGINEERING MULTIPLE THRESHOLD VOLTAGES IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12899817
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
SCANNING PROBE-BASED LITHOGRAPHY METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12899868
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
SELF HEATING MONITOR FOR SIGE AND SOI CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12899911
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
BORDERLESS INTERCONNECT LINE STRUCTURE SELF-ALIGNED TO UPPER AND LOWER LEVEL CONTACT VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12900044
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
METHOD FOR AUTOMATICALLY ADJUSTING THE RENDERED FIDELITY OF ELEMENTS OF A COMPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12900095
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
METHOD OF FORMING ENHANCED CAPACITANCE TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
12901079
|
Filing Dt:
|
10/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
HEATER AND MEMORY CELL, MEMORY DEVICE AND RECORDING HEAD INCLUDING THE HEATER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12901148
|
Filing Dt:
|
10/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
LITHOGRAPHY FOR PRINTING CONSTANT LINE WIDTH FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
12901733
|
Filing Dt:
|
10/11/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
SELF ALIGNED DEVICE WITH ENHANCED STRESS AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12902343
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
IMPLEMENTING ROUTING FIRST FOR RAPID PROTOTYPING AND IMPROVED WIRING OF HETEROGENEOUS HIERARCHICAL INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12902624
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
STRESS MEMORIZATION PROCESS IMPROVEMENT FOR IMPROVED TECHNOLOGY PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12902776
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
DEVICES WITH GATE-TO-GATE ISOLATION STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12902793
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
DEVICES WITH GATE-TO-GATE ISOLATION STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12902803
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
DEVICES WITH GATE-TO-GATE ISOLATION STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12902944
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
SHARED GATE FOR CONVENTIONAL PLANAR DEVICE AND HORIZONTAL CNT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12903695
|
Filing Dt:
|
10/13/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
MULTI-WRITE ENDURANCE AND ERROR CONTROL CODING OF NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12904346
|
Filing Dt:
|
10/14/2010
|
Title:
|
SURFACE CLEANING USING SACRIFICIAL GETTER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12904348
|
Filing Dt:
|
10/14/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
METHOD FOR SIMULTANEOUSLY FORMING A THROUGH SILICON VIA AND A DEEP TRENCH STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12904435
|
Filing Dt:
|
10/14/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
VERTICAL SILICIDE E-FUSE
|
|