|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11301619
|
Filing Dt:
|
12/13/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
MICROELECTRONIC DEVICES HAVING A CURVED SURFACE AND METHODS FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11301807
|
Filing Dt:
|
12/13/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
METHODS OF MANUFACTURING INTERPOSERS WITH FLEXIBLE SOLDER PAD ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11302005
|
Filing Dt:
|
12/13/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
MULTIPLE DIE STACK APPARATUS EMPLOYING T-SHAPED INTERPOSER ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11302124
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR SETTING BLACK LEVEL IN AN IMAGER USING BOTH OPTICALLY BLACK AND TIED PIXELS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11302126
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING AUTOMATIC COLOR BALANCING FOR DIGITAL IMAGING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
11302293
|
Filing Dt:
|
12/13/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR SURFACE TENSION CONTROL IN ADVANCED PHOTOLITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11302304
|
Filing Dt:
|
12/13/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
MULTIPLE DIE STACK APPARATUS EMPLOYING T-SHAPED INTERPOSER ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11304387
|
Filing Dt:
|
12/15/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
BIPOLAR READING TECHNIQUE FOR A MEMORY CELL HAVING AN ELECTRICALLY FLOATING BODY TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
11305287
|
Filing Dt:
|
12/16/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
FLASH MEMORY DATA BUS FOR SYNCHRONOUS BURST READ PAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11305598
|
Filing Dt:
|
12/16/2005
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
LOW RESISTANCE SEMICONDUCTOR PROCESS AND STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11305709
|
Filing Dt:
|
12/16/2005
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
RESISTIVE HEATER FOR THERMO OPTIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
11305777
|
Filing Dt:
|
12/16/2005
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
DECODER FOR MEMORY DATA BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11306656
|
Filing Dt:
|
01/05/2006
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR A FLEXIBLE CIRCUIT INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
11306657
|
Filing Dt:
|
01/05/2006
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR A FLEXIBLE CIRCUIT INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11306658
|
Filing Dt:
|
01/05/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR A FLEXIBLE CIRCUIT INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11311948
|
Filing Dt:
|
12/19/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
APPARATUS AND METHODS FOR A PHYSICAL LAYOUT OF SIMULTANEOUSLY SUB-ACCESSIBLE MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11312101
|
Filing Dt:
|
12/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
NAND ARCHITECTURE MEMORY DEVICES AND OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11312110
|
Filing Dt:
|
12/20/2005
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
COMPOSITIONS FOR REMOVAL OF PROCESSING BYPRODUCTS AND METHOD FOR USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11312231
|
Filing Dt:
|
12/19/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
DUAL RESISTANCE HEATER FOR PHASE CHANGE DEVICES AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11312253
|
Filing Dt:
|
12/19/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH JUNCTION SELECTOR AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11312678
|
Filing Dt:
|
12/19/2005
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
Chip package with grease heat sink
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
11314722
|
Filing Dt:
|
12/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
SERIAL TRANSISTOR-CELL ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11315031
|
Filing Dt:
|
12/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
CMOS DEVICE WITH ASYMMETRIC GATE STRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
11316377
|
Filing Dt:
|
12/22/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
MEMORY ARRAY DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11317203
|
Filing Dt:
|
12/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
METHODS OF MAKING AND USING A FLOATING LEAD FINGER ON A LEAD FRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
11317641
|
Filing Dt:
|
12/22/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
METHOD OF MAKING A FLOATING GATE NON-VOLATILE MOS SEMICONDUCTOR MEMORY DEVICE WITH IMPROVED CAPACITIVE COUPLING AND DEVICE THUS OBTAINED
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
11317679
|
Filing Dt:
|
12/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
METHOD OF MAKING A FLOATING GATE NON-VOLATILE MOS SEMICONDUCTOR MEMORY DEVICE WITH IMPROVED CAPACITIVE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11318053
|
Filing Dt:
|
12/23/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
EXPLOITING A STATISTICAL DISTRIBUTION OF THE VALUES OF AN ELECTRICAL CHARACTERISTIC IN A POPULATION OF AUXILIARY MEMORY CELLS FOR OBTAINING REFERENCE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11318124
|
Filing Dt:
|
12/23/2005
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
MEMORY WITH STRAINED SEMICONDUCTOR BY WAFER BONDING WITH MISORIENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11318509
|
Filing Dt:
|
12/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
AMORPHOUS CARBON-BASED NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11319328
|
Filing Dt:
|
12/27/2005
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11319398
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING COLOR INTERPOLATION IN COLOR FILTER ARRAYS USING EDGE DETECTION AND CORRECTION TERMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11319750
|
Filing Dt:
|
12/27/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
METHOD FOR MANUFACTURING ELECTRONIC NON-VOLATILE MEMORY DEVICES INTEGRATED IN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11319798
|
Filing Dt:
|
12/27/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
METHOD FOR MANUFACTURING NON-VOLATILE MEMORY DEVICES INTEGRATED IN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
11320376
|
Filing Dt:
|
12/28/2005
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
DRAM cell design with folded digitline sense amplifier
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11321012
|
Filing Dt:
|
12/28/2005
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR ADAPTING A LEVEL SENSITIVE DEVICE TO PRODUCE EDGE-TRIGGERED BEHAVIOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
11321437
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
METHOD OF INCREASING DEPOSITION RATE OF SILICON DIOXIDE ON A CATALYST
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11321511
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
LOW TEMPERATURE PROCESS FOR POLYSILAZANE OXIDATION/DENSIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11323451
|
Filing Dt:
|
12/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
REDUCING DELAYS IN WORD LINE SELECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11323757
|
Filing Dt:
|
12/30/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
CONNECTION VERIFICATION TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11323958
|
Filing Dt:
|
12/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
STRAPPING WORD LINES OF NAND MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11324735
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A CRYSTALLINE LAYER CONTAINING SILICON/GERMANIUM, AND COMPRISING A SILICON ENRICHED FLOATING CHARGE TRAPPING MEDIA OVER THE CRYSTALLINE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11324774
|
Filing Dt:
|
01/03/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
HIGH SPEED LOW VOLTAGE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11325155
|
Filing Dt:
|
01/04/2006
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
MRAM LAYER HAVING DOMAIN WALL TRAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11325591
|
Filing Dt:
|
01/04/2006
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
ETCHANTS AND ETCHANT SYSTEMS WITH PLURAL ETCH SELECTIVITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11325961
|
Filing Dt:
|
01/05/2006
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
LARGE FORMAT EMISSIVE DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11326642
|
Filing Dt:
|
01/06/2006
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11326643
|
Filing Dt:
|
01/06/2006
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11326739
|
Filing Dt:
|
01/05/2006
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
DEPOSITION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11327454
|
Filing Dt:
|
01/09/2006
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
PARALLEL CACHELETS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11327794
|
Filing Dt:
|
01/06/2006
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
MICROFEATURE WORKPIECE PROCESSING APPARATUS AND METHODS FOR CONTROLLING DEPOSITION OF MATERIALS ON MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11328150
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
DRAM LAYOUT WITH VERTICAL FETS AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11328158
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR MANUFACTURING TILTED MICROLENSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11328225
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING GATE ELECTRODES OF POLYMETAL GATE AND DUAL-GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11328694
|
Filing Dt:
|
01/04/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
SEMICONDUCTOR TEMPERATURE SENSOR WITH HIGH SENSITIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11328865
|
Filing Dt:
|
01/09/2006
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
LOW TEMPERATURE NITRIDE USED AS CU BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
11329025
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
GALLIUM LANTHANIDE OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11329739
|
Filing Dt:
|
01/11/2006
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
SACRIFICIAL SELF-ALIGNED INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11329755
|
Filing Dt:
|
01/11/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
PHOTOLITHOGRAPHIC SYSTEMS AND METHODS FOR PRODUCING SUB-DIFFRACTION-LIMITED FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11330046
|
Filing Dt:
|
01/11/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
PREVENTING JUNCTION LEAKAGE IN FIELD EMISSION DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11330791
|
Filing Dt:
|
01/12/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
DVI LINK WITH PARALLEL TEST DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11330987
|
Filing Dt:
|
01/12/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
SEMICONDUCTOR TEMPERATURE SENSOR USING BANDGAP GENERATOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11331121
|
Filing Dt:
|
01/13/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING PIXEL STORAGE GATE CHARGE SENSING FOR ELECTRONIC STABILIZATION IN IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11331890
|
Filing Dt:
|
01/12/2006
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
STATIC CONTENT ADDRESSABLE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11331951
|
Filing Dt:
|
01/13/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
ADDITIONAL METAL ROUTING IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11332510
|
Filing Dt:
|
01/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
CMOS IMAGER HAVING ON-CHIP ROM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11332991
|
Filing Dt:
|
01/17/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS AND LIGHT-DIRECTING CONDUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11333678
|
Filing Dt:
|
01/17/2006
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
PARTIAL EDGE BEAD REMOVAL TO ALLOW IMPROVED GROUNDING DURING E-BEAM MASK WRITING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11334205
|
Filing Dt:
|
01/18/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
CONTROL OF VOLTAGES DURING ERASE AND RE-PROGRAM OPERATIONS OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
11334338
|
Filing Dt:
|
01/17/2006
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
LOW POWER PROGRAMMING TECHNIQUE FOR A FLOATING BODY MEMORY TRANSISTOR, MEMORY CELL, AND MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11334504
|
Filing Dt:
|
01/19/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
ELECTRICALLY REWRITABLE NON-VOLATILE MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11334626
|
Filing Dt:
|
01/19/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
LINEAR DISTRIBUTED PIXEL DIFFERENTIAL AMPLIFIER HAVING MIRRORED INPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
11335251
|
Filing Dt:
|
01/18/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
IMMERSION PHOTOLITHOGRAPHY SCANNER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11336173
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
ERGONOMIC COMPUTER MOUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11336228
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
METHODS OF FABRICATING A MICROLENS INCLUDING SELECTIVELY CURING FLOWABLE, UNCURED OPTICALLY TRASMISSIVE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11336229
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
MASK HAVING TRANSMISSIVE ELEMENTS AND A COMMON SIDELOBE INHIBITOR FOR SIDELOBE SUPPRESSION IN RADIATED PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11336463
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
CMOS INVERTER CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11336538
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
METHOD OF TESTING USING COMPLIANT CONTACT STRUCTURES, CONTACTOR CARDS AND TEST SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11336540
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE ELEMENTS USING ORGANOMETALLIC LAYERS AND FLOWABLE, CURABLE CONDUCTIVE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11336567
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
MICROLENSES INCLUDING A PLURALITY OF MUTUALLY ADHERED LAYERS OF OPTICALLY TRANSMISSIVE MATERIAL AND SYSTEMS INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11336915
|
Filing Dt:
|
01/23/2006
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
POWER-ON-RESET CIRCUIT BASED ON THE THRESHOLD LEVELS AND QUADRATIC I-V BEHAVIOR OF MOS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11337030
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
CIRCUIT FOR GENERATING AN INTERNAL ENABLING SIGNAL FOR AN OUTPUT BUFFER OF A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
11337085
|
Filing Dt:
|
01/19/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
ENHANCED SECURITY MEMORY ACCESS METHOD AND ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11338066
|
Filing Dt:
|
01/24/2006
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
ISOLATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11338067
|
Filing Dt:
|
01/24/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
MEMORY DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11338174
|
Filing Dt:
|
01/23/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHOD OF CLEANING A SURFACE OF A COBALT-CONTAINING MATERIAL, METHOD OF FORMING AN OPENING TO A COBALT-CONTAINING MATERIAL, SEMICONDUCTOR PROCESSING METHOD OF FORMING AN INTEGRATED CIRCUIT COMPRISING A COPPER-CONTAINING CONDUCTIVE LINE, AND A COBALT-CONTAINING FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11338937
|
Filing Dt:
|
01/25/2006
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
SEMICONDUCTOR MEMORY WITH WORDLINE TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11339177
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
SEMICONDUCTOR COMPONENT HAVING THINNED DIE WITH CONDUCTIVE VIAS CONFIGURED AS CONDUCTIVE PIN TERMINAL CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11339399
|
Filing Dt:
|
01/25/2006
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
METHOD FOR PROGRAMMING AND ERASING AN NROM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11339437
|
Filing Dt:
|
01/24/2006
|
Title:
|
MRAM SENSE LAYER ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11339839
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
METHODS AND APPARATUS WITH SILICIDE ON CONDUCTIVE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11339925
|
Filing Dt:
|
01/25/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR GENERATING OBJECT CODE TO FACILITATE PREDICTIVE MEMORY RETRIEVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11340089
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
NOVEL TRANSMISSION LINES FOR CMOS INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11340093
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
MEMORY BLOCK ERASING IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11340414
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
MEMORY DEVICE WITH A RAMP-LIKE VOLTAGE BIASING STRUCTURE BASED ON A CURRENT GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11340886
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR SEMICONDUCTOR DEVICE REPAIR WITH REDUCED NUMBER OF PROGRAMMABLE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11341062
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
DUTY CYCLE ERROR CALCULATION CIRCUIT FOR A CLOCK GENERATOR HAVING A DELAY LOCKED LOOP AND DUTY CYCLE CORRECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11341199
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
METHOD OF FILLING GAPS AND METHODS OF DEPOSITING MATERIALS USING HIGH DENSITY PLASMA CHEMICAL VAPOR DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11341201
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHODS OF PATTERNING PHOTORESIST, AND METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11341774
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR TRIMMING STATIC DELAY OF A SYNCHRONIZING CIRCUIT
|
|