Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 023848/0001 | |
| Pages: | 3 |
| | Recorded: | 01/26/2010 | | |
Conveyance: | CHANGE OF ADDRESS |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11433158
|
Filing Dt:
|
05/12/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH SIGNAL BUS FORMED BY CELL ABUTMENT OF LOGIC CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11741647
|
Filing Dt:
|
04/27/2007
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
SRAM LEAKAGE REDUCTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
11873330
|
Filing Dt:
|
10/16/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
BALANCED PSEUDO-RANDOM BINARY SEQUENCE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11900971
|
Filing Dt:
|
09/14/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MINIMIZING STATIC LEAKAGE OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11946767
|
Filing Dt:
|
11/28/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
CIRCUIT AND METHOD FOR GLITCH CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12368512
|
Filing Dt:
|
02/10/2009
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH SIGNAL BUS FORMED BY CELL ABUTMENT OF LOGIC CELLS
|
|
Assignee
|
|
|
11 HINES ROAD, SUITE 203 |
OTTAWA, CANADA K2K 2X1 |
|
Correspondence name and address
|
|
MOSAID TECHNOLOGIES INCORPORATED
|
|
11 HINES ROAD, SUITE 203
|
|
OTTAWA, K2K 2X1 CANADA
|
Search Results as of:
06/18/2024 09:11 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|