Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 035835/0001 | |
| Pages: | 152 |
| | Recorded: | 06/05/2015 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
9
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10155767
|
Filing Dt:
|
05/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2003
| | | | |
|
Title:
|
Stepped pre-erase voltages for mirrorbit erase
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10689298
|
Filing Dt:
|
10/20/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
|
Title:
|
Method and system for reducing short channel effects in a memory device by reduction of drain thermal cycling
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10817131
|
Filing Dt:
|
04/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
In-situ surface treatment for memory cell formation
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10928354
|
Filing Dt:
|
08/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
Deposition of hard-mask with minimized hillocks and bubbles
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10935301
|
Filing Dt:
|
09/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
|
Title:
|
Vertical JFET as used for selective component in a memory array
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10975629
|
Filing Dt:
|
10/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
System and method for improved memory performance in a mobile device
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11000685
|
Filing Dt:
|
12/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
|
Title:
|
Polymer-based transistor devices, methods, and systems
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11103960
|
Filing Dt:
|
04/12/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
|
Title:
|
Sector protection circuit for non-volatile semiconductor memory, sector protection method and non-volatile semiconductor memory
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11126800
|
Filing Dt:
|
05/11/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
|
Title:
|
Resistive memory device with improved data retention and reduced power
|
|
|
Assignee
|
|
|
|
|
| 198 CHAMPION COURT |
| SAN JOSE, CALIFORNIA 95134 |
|
|
Correspondence name and address
|
| |
CYPRESS SEMICONDUCTOR CORPORATION
|
| |
198 CHAMPION COURT
|
| |
SAN JOSE, CA 95134
|
Search Results as of:
06/15/2024 05:53 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
