|
Total properties:
52
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
09014507
|
Filing Dt:
|
01/28/1998
|
|
Title:
|
MICROPROCESSOR INCLUDING AN EFFICIENT IMPLEMENTATION OF AN ACCUMULATE INSTRUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09015084
|
Filing Dt:
|
01/29/1998
|
|
Title:
|
MULTI-FUNCTION BIPARTITE LOOK-UP TABLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09049750
|
Filing Dt:
|
03/27/1998
|
|
Title:
|
CLOSE PATH SELECTION UNIT FOR PERFORMING EFFECTIVE SUBTRACTION WITHIN A FLOATING POINT ARITHMETIC UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09049758
|
Filing Dt:
|
03/27/1998
|
|
Title:
|
LEADING ONE PREDICTION UNIT FOR NORMALIZING CLOSE PATH SUBTRACTION RESULTS WITHIN A FLOATING POINT ARITHMETIC UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09049851
|
Filing Dt:
|
03/27/1998
|
|
Title:
|
FLOATING POINT ADDITION PIPELINE CONFIGURED TO PERFORM FLOATING POINT-TO-INTEGER AND INTEGER-TO-FLOATING POINT CONVERSION OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09049863
|
Filing Dt:
|
03/27/1998
|
|
Title:
|
EFFICIENT METHOD FOR PERFORMING CLOSE PATH SUBTRACTION IN A FLOATING POINT ARITHMETIC UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09049893
|
Filing Dt:
|
03/27/1998
|
|
Title:
|
FLOATING POINT ARITHMETIC UNIT INCLUDING AN EFFICIENT CLOSE DATA PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09056005
|
Filing Dt:
|
04/06/1998
|
|
Title:
|
PROCESSOR CONFIGURED TO DETECT PROGRAM PHASE CHANGES AND TO ADAPT THERETO
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09074826
|
Filing Dt:
|
05/08/1998
|
|
Title:
|
METHOD AND APPARATUS FOR CALCULATING RECIPROCALS AND RECIPROCAL SQUARE ROOTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09123117
|
Filing Dt:
|
07/27/1998
|
|
Title:
|
BURIED TRENCH CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09134171
|
Filing Dt:
|
08/14/1998
|
|
Title:
|
METHOD AND APPARATUS FOR MULTI-FUNCTION ARITHMETIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09207970
|
Filing Dt:
|
12/09/1998
|
|
Title:
|
METHOD AND SYSTEM FOR IMPROVED DATA ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09388211
|
Filing Dt:
|
08/31/1999
|
|
Title:
|
MASSIVELY PARALLEL DECODING AND EXECUTION OF VARIABLE-LENGTH INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09411243
|
Filing Dt:
|
10/04/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE COMPRISING COPPER INTERCONNECTS WITH REDUCED IN-LINE DIFFUSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09416401
|
Filing Dt:
|
10/12/1999
|
|
Title:
|
SHARED FP AND SIMD 3D MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09428642
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
COMPUTER SYSTEM IMPLEMENTING SYSTEM AND METHOD FOR ORDERING WRITE OPERATIONS AND MAINTAINING MEMORY COHERENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09495934
|
Filing Dt:
|
02/02/2000
|
|
Title:
|
METHOD AND APPARATUS FOR EARLY TERMINATION OF FRAME DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09603511
|
Filing Dt:
|
06/26/2000
|
|
Title:
|
SYSTEM FOR SPECIFYING CORE VOLTAGE FOR A MICROPROCESSOR BY SELECTIVELY OUTPUTTING ONE OF A FIRST, FIXED AND A SECOND, VARIABLE VOTAGE CONTROL SETTINGS FROM THE MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09731006
|
Filing Dt:
|
12/07/2000
|
|
Title:
|
TITANIUM BARRIER FOR NICKEL SILICIDATION OF A GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09731024
|
Filing Dt:
|
12/07/2000
|
|
Title:
|
TUNGSTEN SILICIDE BARRIER FOR NICKEL SILICIDATION OF A GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09782474
|
Filing Dt:
|
02/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR CALCULATING A POWER OF AN OPERAND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09782475
|
Filing Dt:
|
02/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR ROUNDING IN A MULTIPLIER ARITHMETIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
09876291
|
Filing Dt:
|
06/07/2001
|
|
Title:
|
A SYSTEM AND METHOD FOR CONTROLLING AN INTERGRATED CIRCUIT TO ENTER A PREDETERMINED PERFORMANCE STATE BY SKIPPING ALL INTERMEDIATE STATES BASED ON THE DETERMINED UTILIZATION OF THE INTERGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09884834
|
Filing Dt:
|
06/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
|
Title:
|
DUAL DAMASCENE PROCESS UTILIZING A BI-LAYER IMAGING LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10061671
|
Filing Dt:
|
02/01/2002
|
|
Title:
|
CLOCK CONTROL OF FUNCTIONAL UNITS IN AN INTEGRATED CIRCUIT BASED ON MONITORING UNIT SIGNALS TO PREDICT INACTIVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10061792
|
Filing Dt:
|
02/01/2002
|
|
Title:
|
POWER CONTROL OF FUNCTIONAL UNITS IN AN INTERGRATED CIRCUIT BASED ON MONITORING UNIT SIGNALS TO PREDICT INACTIVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10132614
|
Filing Dt:
|
04/25/2002
|
|
Title:
|
PROCESSOR OPERATIONAL RANGE INDICATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10287301
|
Filing Dt:
|
11/04/2002
|
|
Title:
|
MICROPROCESSOR EMPLOYING A FIXED POSITION DISPATCH UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10304605
|
Filing Dt:
|
11/26/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
|
Title:
|
MICROPROCESSOR INCLUDING CACHE MEMORY SUPPORTING MULTIPLE ACCESSES PER CYCLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10419038
|
Filing Dt:
|
04/18/2003
|
|
Title:
|
METHOD OF CONTROLLING ACCESS TO CONTROL REGISTERS OF A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
10419082
|
Filing Dt:
|
04/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
|
Title:
|
COMPUTER SYSTEM INCLUDING A SECURE EXECUTION MODE-CAPABLE CPU AND A SECURITY SERVICES PROCESSOR CONNECTED VIA A SECURE COMMUNICATION PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10419084
|
Filing Dt:
|
04/18/2003
|
|
Title:
|
METHOD OF CONTROLLING ACCESS TO MODEL SPECIFIC REGISTERS OF A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10419085
|
Filing Dt:
|
04/18/2003
|
|
Title:
|
CONTROLLING ACCESS TO A CONTROL REGISTER OF A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10419086
|
Filing Dt:
|
04/18/2003
|
|
Title:
|
METHOD OF CONTROLLING ACCESS TO AN ADDRESS TRANSLATION DATA STRUCTURE OF A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
10419121
|
Filing Dt:
|
04/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
|
Title:
|
INITIALIZATION OF A COMPUTER SYSTEM INCLUDING A SECURE EXECUTION MODE-CAPABLE PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
10458285
|
Filing Dt:
|
06/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
|
Title:
|
VITERBI DECODER UTILIZING PARTIAL BACKTRACING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
10633033
|
Filing Dt:
|
08/04/2003
|
|
Title:
|
TIME DOMAIN ESTIMATION OF IQ IMBALANCE IN A WIRELESS OFDM DIRECT CONVERSION RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
10839351
|
Filing Dt:
|
05/06/2004
|
|
Title:
|
VITERBI DECODER UTILIZING COMPRESSED SURVIVAL METRICS FOR REDUCED MEMORY SIZE REQUIREMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11065777
|
Filing Dt:
|
02/25/2005
|
|
Title:
|
SYSTEM, PROCESSOR, AND METHOD FOR INCREMENTAL STATE SAVE/RESTORE ON WORLD SWITCH IN A VIRTUAL MACHINE ENVIROMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11066051
|
Filing Dt:
|
02/25/2005
|
|
Title:
|
VIRTUALIZING AN INTERRUPT CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11066920
|
Filing Dt:
|
02/25/2005
|
|
Title:
|
VIRTUALIZATION ASSIST FOR LEGACY X86 FLOATING POINT EXCEPTION HANDLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11239923
|
Filing Dt:
|
09/30/2005
|
|
Title:
|
FINANCIAL TRANSACTION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11285670
|
Filing Dt:
|
11/22/2005
|
|
Title:
|
MEMORY ARRAY WITH GLOBAL BITLINE DOMINO READ/WRITE SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11528947
|
Filing Dt:
|
09/28/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
|
Title:
|
DEVICE AND METHOD FOR TRANSFERRING DATA BETWEEN DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
11768375
|
Filing Dt:
|
06/26/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
|
Title:
|
LATENCY HIDING FOR A MEMORY MANAGEMENT UNIT PAGE TABLE LOOKUP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11773144
|
Filing Dt:
|
07/03/2007
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR IMPROVING RESPONSIVENESS OF A POWER MANAGEMENT SYSTEM IN A COMPUTING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
11865974
|
Filing Dt:
|
10/02/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
|
Title:
|
MOBILE COMPUTER WITH UNATTENDED ONLINE CONTENT PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
11924391
|
Filing Dt:
|
10/25/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
|
Title:
|
INCREMENTAL STATE UPDATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12104246
|
Filing Dt:
|
04/16/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
|
Title:
|
CLOCK DOMAIN DATA TRANSFER DEVICE AND METHODS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12410891
|
Filing Dt:
|
03/25/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
|
Title:
|
HYBRID REGION CAM FOR REGION PREFETCHER AND METHODS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12613837
|
Filing Dt:
|
11/06/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
|
Title:
|
DEVICE AND METHOD FOR TRANSFERRING DATA BETWEEN DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12889864
|
Filing Dt:
|
09/24/2010
|
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
|
Title:
|
FINANCIAL TRANSACTION SYSTEM
|
|
