|
|
Patent #:
|
|
Issue Dt:
|
06/19/1990
|
Application #:
|
07285808
|
Filing Dt:
|
12/16/1988
|
Title:
|
CYLINDER DEFECT MANAGEMENT SYSTEM FOR DATA STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/1994
|
Application #:
|
07736461
|
Filing Dt:
|
07/26/1991
|
Title:
|
METHOD AND APPARATUS TO DETERMINE THE LOG OF AN ELEMENT IN GF(2M) WITH THE HELP OF A SMALL ADJUSTABLE SIZE TABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
07974158
|
Filing Dt:
|
11/10/1992
|
Title:
|
METHOD AND APPARATUS FOR INITIALIZING AN ECC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1993
|
Application #:
|
08020058
|
Filing Dt:
|
02/19/1993
|
Title:
|
BUFFER MEMORY DATA FLOW CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/1995
|
Application #:
|
08129664
|
Filing Dt:
|
09/30/1993
|
Title:
|
LARGE FAN-IN, DYNAMIC, BICMOS LOGIC GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08372072
|
Filing Dt:
|
01/12/1995
|
Title:
|
SYSTEM AND METHOD FOR GENERATING UNIQUE SECTOR IDENTIFIERS FOR AN IDENTIFICATIONLESS DISK FORMAT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1996
|
Application #:
|
08493799
|
Filing Dt:
|
06/22/1995
|
Title:
|
CHARGE PUMP FOR PHASE LOCK LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08536901
|
Filing Dt:
|
09/29/1995
|
Title:
|
METHOD AND SYSTEM FOR PROGRAMMING A GATE ARRAY USING A COMPRESSED CONFIGURATION BIT STREAM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08537155
|
Filing Dt:
|
09/28/1995
|
Title:
|
PROGRAMMABLE STATE MACHINE EMPLOYING A CACHE-LIKE ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08570850
|
Filing Dt:
|
12/12/1995
|
Title:
|
METHOD AND SYSTEM FOR LAYOUT AND SCHEMATIC GENERATION FOR HETEROGENEOUS ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08575312
|
Filing Dt:
|
12/20/1995
|
Title:
|
FIELD PROGRAMMABLE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08657087
|
Filing Dt:
|
06/03/1996
|
Title:
|
REGULATED SUPPLY FOR VOLTAGE CONTROLLED OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08660006
|
Filing Dt:
|
06/03/1996
|
Title:
|
VOLTAGE CONTROLLED OSCILLATOR FORMED OF TWO DIFFERENTIAL TRANSCONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08671896
|
Filing Dt:
|
06/28/1996
|
Title:
|
SYSTEM FOR COMMUNICATING DIGITAL INFORMATION BETWEEN A BASE UNIT AND PLURAL MOBILE UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08705871
|
Filing Dt:
|
08/28/1996
|
Title:
|
PERFORMANCE MONITORING THROUGH JTAG 1149.1 INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08772706
|
Filing Dt:
|
12/23/1996
|
Title:
|
SELF REGULATING TEMPERATURE/PERFORMANCE/VOLTAGE SCHEME FOR MICROS (X86)
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08803056
|
Filing Dt:
|
02/19/1997
|
Title:
|
GAIN MEMORY CELL WITH DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08827030
|
Filing Dt:
|
03/25/1997
|
Title:
|
HIGH SPEED WRITE DRIVER FOR INDUCTIVE HEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08833367
|
Filing Dt:
|
04/04/1997
|
Title:
|
RECONFIGURABLE I/O DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08847912
|
Filing Dt:
|
04/28/1997
|
Title:
|
HIGH-SPEED, LOW POWER, MEDIUM RESOLUTION ANALOG-TO-DIGITAL CONVERTER AND METHOD OF STABILIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08847933
|
Filing Dt:
|
04/28/1997
|
Title:
|
RIPPLE CARRY LOGIC ASND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08848525
|
Filing Dt:
|
04/28/1997
|
Title:
|
APPARATUS AND METHOD FOR TRANSIENT SUPPRESSION IN SYNCHRONOUS DATA DETECTION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08848549
|
Filing Dt:
|
04/28/1997
|
Title:
|
CONTROLLABLE INTEGRATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
08853963
|
Filing Dt:
|
05/09/1997
|
Title:
|
SELF BIASED DIFFERENTIAL AMPLIFIER WITH HYSTERESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08873830
|
Filing Dt:
|
06/12/1997
|
Title:
|
BIDIRECTIONAL OFF-CHIP DRIVER WITH RECEIVER BYPASS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08936032
|
Filing Dt:
|
09/23/1997
|
Title:
|
METHOD OF FORMING A FLIP CHIP ASSEMBLY AND A FLIP CHIP ASSEMBLY FORMED BY THE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08937631
|
Filing Dt:
|
09/26/1997
|
Title:
|
METHOD AND APPARATUS FOR EMPLOYING A LIGHT SHIELD TO MODULATE PIXEL COLOR RESPONSIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08947762
|
Filing Dt:
|
10/09/1997
|
Title:
|
N INPUT PORT SWITCHING PROTOCOL FOR A RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09015733
|
Filing Dt:
|
01/29/1998
|
Title:
|
LOW-NOISE MAGNETO-RESISTIVE AMPLIFIER USING CMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09018698
|
Filing Dt:
|
02/04/1998
|
Title:
|
ELECTRONIC PACKAGE WITH INTERCONNECTED CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09049830
|
Filing Dt:
|
03/27/1998
|
Title:
|
DIGITAL SERVO CHANNEL FOR RECORDING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09055002
|
Filing Dt:
|
04/03/1998
|
Title:
|
PULL THROUGH FIFO MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09055039
|
Filing Dt:
|
04/03/1998
|
Title:
|
METHOD AND APPARATUS FOR INCREASING THROUGHPUT WHEN ACCESSING REGISTERS BY USING MULTI-BIT SCOREDBOARDING WITH A BYPASS CONTROL UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
09056903
|
Filing Dt:
|
04/07/1998
|
Title:
|
DRAM CELL WITH GROOVED TRANSFER DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09072729
|
Filing Dt:
|
05/04/1998
|
Title:
|
HIGH PRECISION, HIGH BANDWIDH VARIABLE GAIN AMPLIFIER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09079572
|
Filing Dt:
|
05/15/1998
|
Title:
|
HIGH BANDWIDTH NARROW I/O MEMORY DEVICE WITH COMMAND STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09081639
|
Filing Dt:
|
05/20/1998
|
Title:
|
SELF-INITIATED SELF-REFRESH MODE FOR MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09082424
|
Filing Dt:
|
05/20/1998
|
Title:
|
SELECTABLE DELAY CIRCUIT HAVING IMMUNITY TO VARIATIONS IN FABRICATION AND OPERATING CONDITION FOR WRITE PRECOMPENSATION IN A READ/WRITE CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09092412
|
Filing Dt:
|
06/05/1998
|
Title:
|
PROGRAMMABLE, SELF-RESETTING DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09096709
|
Filing Dt:
|
06/12/1998
|
Title:
|
CIRCUIT AND METHOD FOR RAPID CHECKING OF ERROR CORRECTION CODES USING CYCLIC REDUNDANCY CHECK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09105739
|
Filing Dt:
|
06/26/1998
|
Title:
|
METHOD FOR INTERCONNECTION BETWEEN TRANSFER DEVICES AND STORAGE CAPACITORS IN MEMORY CELLS AND DEVICE FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09109259
|
Filing Dt:
|
06/30/1998
|
Title:
|
ACTIVE DIGITAL AUDIO/VIDEO SIGNAL MODIFICATION TO CORRECT FOR PLAYBACK SYSTEM DEFICIENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09120211
|
Filing Dt:
|
07/21/1998
|
Title:
|
LOW POWERING APPARATUS FOR AUTOMATIC REDUCTION OF POWER IN ACTIVE AND STANDBY MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09121933
|
Filing Dt:
|
07/24/1998
|
Title:
|
HIGH BANDWIDTH DRAM WITH LOW OPERATING POWER MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09131766
|
Filing Dt:
|
08/10/1998
|
Title:
|
SYSTEM AND METHOD FOR A PREAMPLIFIER WRITE CIRCUIT WITH REDUCED RISE/FALL TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09159861
|
Filing Dt:
|
09/24/1998
|
Title:
|
DEVICE AND METHOD TO REDUCE POWER CONSUMPTION IN INTEGRATED SEMICONDUCTOR DEVICES USING A LOW POWER GROGGY MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09159898
|
Filing Dt:
|
09/24/1998
|
Title:
|
ASIC LOW POWER ACTIVITY DETECTOR TO CHANGE THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09164134
|
Filing Dt:
|
09/30/1998
|
Title:
|
METHOD AND APPARATUS FOR SPEEDING SEQUENTIAL ACCESS OF A SET-ASSOCIATIVE CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09189750
|
Filing Dt:
|
11/10/1998
|
Title:
|
METHOD OF OPERATING A FIELD PROGRAMMABLE MEMORY ARRAY WITH A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09208211
|
Filing Dt:
|
12/09/1998
|
Title:
|
DIGITAL SERVO DEMODULATOR WITH SYNCHRONOUS DITHERING AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09224766
|
Filing Dt:
|
01/04/1999
|
Title:
|
ESD PROTECTION CIRCUIT FOR MULTIPLE POWER SUUPLY ENVIRONMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09239487
|
Filing Dt:
|
01/28/1999
|
Title:
|
DELAY-LOCKED-LOOP (DLL) HAVING SYMMETRICAL RISING AND FALLING CLOCK EDGE TYPE DELAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09243295
|
Filing Dt:
|
02/02/1999
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
CIRCUIT AND METHOD FOR MONITORING SECTOR TRANSFERS TO AND FROM STORAGE MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09272766
|
Filing Dt:
|
03/18/1999
|
Title:
|
5-VOLT TOLERANT 3-VOLT DRIVE PUSH-PULL BUFFER/DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09275629
|
Filing Dt:
|
03/24/1999
|
Title:
|
METHODS AND SYSTEMS FOR ARBITRATING ACCESS TO A DISK CONTROLLER BUFFER MEMORY BY ALLOCATING VARIOUS AMOUNTS OF TIMES TO DIFFERENT ACCESSING UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09283960
|
Filing Dt:
|
04/01/1999
|
Title:
|
COMPENSATED-CURRENT MIRROR OFF-CHIP DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09302902
|
Filing Dt:
|
04/30/1999
|
Title:
|
IMPEDANCE CONTROL USING FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09326851
|
Filing Dt:
|
06/07/1999
|
Title:
|
DISK DRIVE CONTROLLER CIRCUIT AND METHOD FOR SKIPPING DEFECTIVE AND/OR UNDESIRED SECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09407017
|
Filing Dt:
|
09/28/1999
|
Title:
|
PHASE MIXER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09422367
|
Filing Dt:
|
10/21/1999
|
Title:
|
METHOD AND APPARATUS FOR PROCESS INDEPENDENT CLOCK SIGNAL DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09434207
|
Filing Dt:
|
11/04/1999
|
Title:
|
METHOD AND APPARATUS FOR PRML DETECTION INCORPORATING A CYCLIC CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09435333
|
Filing Dt:
|
11/05/1999
|
Title:
|
PHASE ASSISTED SYNCHRONIZATION DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09444538
|
Filing Dt:
|
11/22/1999
|
Title:
|
REGISTER FILE WITH IMPROVED NOISE IMMUNITY AND ASPECT RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09449283
|
Filing Dt:
|
11/24/1999
|
Title:
|
METHOD AND APPARATUS TO ENCODE DIGITAL SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09458877
|
Filing Dt:
|
12/10/1999
|
Title:
|
CONDUCTIVE LINE FEATURES FOR ENHANCED RELIABILITY OF MULTI-LAYER CERAMIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09464023
|
Filing Dt:
|
12/15/1999
|
Title:
|
TAP CONNECTIONS FOR CIRCUITS WITH LEAKAGE SUPPRESSION CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
09465228
|
Filing Dt:
|
12/17/1999
|
Title:
|
METHOD AND APPARATUS FOR DIGITAL NEAR-END ECHO/NEAR-END CROSSTALK CANCELLATION WITH ADAPTIVE CORRELATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09470170
|
Filing Dt:
|
12/22/1999
|
Title:
|
METHOD AND APPARATUS FOR ENCODING DATA INCORPORATING CHECK BITS AND MAXIMUM TRANSITION RUN CONSTRAINT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09476444
|
Filing Dt:
|
12/30/1999
|
Title:
|
METHOD AND APPARATUS TO PERFORM A ROUND ROBIN AND LOCKING CACHE REPLACEMENT SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09480875
|
Filing Dt:
|
01/10/2000
|
Title:
|
WRITE PRECOMPENSATION CIRCUIT AND READ CHANNEL WITH WRITE PRECOMPENSATION CIRCUIT THAT GENERATES OUTPUT SIGNALS BY INTERPOLATING BETWEEN SELECTED PHASES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09496617
|
Filing Dt:
|
02/02/2000
|
Title:
|
SYNCHRONOUS TIMING FOR INTERPOLATED TIMING RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09497301
|
Filing Dt:
|
02/02/2000
|
Title:
|
ASYNCHRONOUS TIMING FOR INTERPOLATED TIMING RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09501393
|
Filing Dt:
|
02/09/2000
|
Title:
|
Write through function for a memory
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09501557
|
Filing Dt:
|
02/09/2000
|
Title:
|
Calibrated compensation for an operational amplifier
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09524081
|
Filing Dt:
|
03/13/2000
|
Title:
|
Method and apparatus for employing a light shield to modulate pixel color responsivity
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09524661
|
Filing Dt:
|
03/13/2000
|
Title:
|
Multi-ported memory with asynchronous and synchronous protocol
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09526198
|
Filing Dt:
|
03/15/2000
|
Title:
|
MACRO DESIGN TECHNIQUES TO ACCOMMODATE CHIP LEVEL WIRING AND CIRCUIT PLACEMENT ACROSS THE MACRO
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09528314
|
Filing Dt:
|
03/20/2000
|
Title:
|
EFFICIENT GROUND NOISE AND COMMON-MODE SUPPRESSION NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09528659
|
Filing Dt:
|
03/20/2000
|
Title:
|
Selectable Delay Method And Circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
09536120
|
Filing Dt:
|
03/27/2000
|
Title:
|
RECEIVER WITH DUAL D.C. NOISE CANCELLATION CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09546039
|
Filing Dt:
|
04/10/2000
|
Title:
|
HIGH SPEED INDUCTOR CURRENT DRIVER WITH MINIMUM OVERSHOOT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09547567
|
Filing Dt:
|
04/12/2000
|
Title:
|
Systems and methods for a disk controller memory architecture
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09548330
|
Filing Dt:
|
04/12/2000
|
Title:
|
Methods for context switching within a disk controller
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09550440
|
Filing Dt:
|
04/17/2000
|
Title:
|
ACCUMULATING READ CHANNEL PERFORMANCE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09556758
|
Filing Dt:
|
04/21/2000
|
Title:
|
SERIAL COMPARATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
09559186
|
Filing Dt:
|
04/27/2000
|
Title:
|
MULTI-MODE ITERATIVE DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09564711
|
Filing Dt:
|
05/03/2000
|
Title:
|
CIRCUIT FOR REDUCING PIN COUNT OF A SEMICONDUCTOR CHIP AND METHOD FOR CONFIGURING THE CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09566861
|
Filing Dt:
|
05/08/2000
|
Title:
|
Constant bandwidth, variable gain amplifier, and method
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
09572155
|
Filing Dt:
|
05/17/2000
|
Title:
|
CIRCUIT AND METHOD FOR FINDING THE SAMPLING PHASE AND CANCELING PRECURSOR INTERSYMBOL INTERFERENCE IN A DECISION FEEDBACK EQUALIZED RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
09574186
|
Filing Dt:
|
05/18/2000
|
Title:
|
METHOD AND APPARATUS FOR PRESERVING THE CONTENTS OF SYNCHRONOUS DRAM THROUGH SYSTEM RESET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09578886
|
Filing Dt:
|
05/26/2000
|
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZATION OF A BIT STREAM FOR LONG LATENCY DATA DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
09583316
|
Filing Dt:
|
05/30/2000
|
Title:
|
REDUCED PIN GIGABIT MEDIA INDEPENDENT INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09585343
|
Filing Dt:
|
06/02/2000
|
Title:
|
Ripple carry logic and method
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09587991
|
Filing Dt:
|
06/06/2000
|
Title:
|
Method and apparatus for direct RAM analog-to-digital converter calibration
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09588202
|
Filing Dt:
|
06/06/2000
|
Title:
|
AUTOMATIC OFF-CHIP DRIVER ADJUSTMENT BASED ON LOAD CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09589417
|
Filing Dt:
|
06/07/2000
|
Title:
|
CMOS integrated signal detection circuit with high efficiency and performance
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09599907
|
Filing Dt:
|
06/23/2000
|
Title:
|
Temperature and process independent CMOS circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09602667
|
Filing Dt:
|
06/26/2000
|
Title:
|
APPARATUS AND CIRCUIT HAVING REDUCED LEAKAGE CURRENT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09603188
|
Filing Dt:
|
06/26/2000
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING ERROR CORRECTION CODE FAILURE RATE FOR ITERATIVE DECODING ALGORITHMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09605133
|
Filing Dt:
|
06/27/2000
|
Title:
|
DIGITAL SERVO CHANNEL FOR RECORDING APPARATUS
|
|